APPLICATION INFOR
參數資料
型號: LTC1285CS8#PBF
廠商: Linear Technology
文件頁數: 8/24頁
文件大?。?/td> 0K
描述: IC A/D CONV SAMPLING 12BIT 8SOIC
標準包裝: 100
位數: 12
采樣率(每秒): 7.5k
數據接口: MICROWIRE?,串行,SPI?
轉換器數目: 1
功率耗散(最大): 480µW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 8-SOIC
包裝: 管件
輸入數目和類型: 1 個差分,單極
產品目錄頁面: 1346 (CN2011-ZH PDF)
16
LTC1285/LTC1288
APPLICATION INFORMATION
WU
U
Single-Ended Inputs
The sample-and-hold of the LTC1288 allows conversion
of rapidly varying signals. The input voltage is sampled
during the tSMPL time as shown in Figure 7. The sampling
interval begins as the bit preceding the MSBF bit is shifted
in and continues until the falling CLK edge after the MSBF
bit is received. On this falling edge, the S&H goes into hold
mode and the conversion begins.
Differential Inputs
With differential inputs, the ADC no longer converts just a
single voltage but rather the difference between two volt-
ages. In this case, the voltage on the selected “+” input is
still sampled and held and therefore may be rapidly time
varying just as in single-ended mode. However, the volt-
age on the selected “–” input must remain constant and be
free of noise and ripple throughout the conversion time.
Otherwise, the differencing operation may not be per-
formed accurately. The conversion time is 12 CLK cycles.
Therefore, a change in the “–” input voltage during this
interval can cause conversion errors. For a sinusoidal
voltage on the “–” input this error would be:
VERROR (MAX) = VPEAK × 2 × π × f(“–”) × 12/fCLK
Where f(“–”) is the frequency of the “–” input voltage,
VPEAK is its peak amplitude and fCLK is the frequency of the
CLK. In most cases VERROR will not be significant. For a
60Hz signal on the “–” input to generate a 1/4LSB error
(152
V) with the converter running at CLK = 120kHz, its
peak value would have to be 4.03mV.
ANALOG INPUTS
Because of the capacitive redistribution A/D conversion
techniques used, the analog inputs of the LTC1285/
LTC1288 have capacitive switching input current spikes.
These current spikes settle quickly and do not cause a
problem. However, if large source resistances are used or
if slow settling op amps drive the inputs, care must be
taken to insure that the transients caused by the current
spikes settle completely before the conversion begins.
“+” Input Settling
The input capacitor of the LTC1285 is switched onto “+”
input during the tSMPL time (see Figure 1) and samples
the input signal within that time. However, the input
capacitor of the LTC1288 is switched onto “+” input
during the sample phase (tSMPL, see Figure 7). The
sample phase is 1 1/2 CLK cycles before conversion
starts. The voltage on the “+” input must settle com-
pletely within tSMPLE for the LTC1285 and the LTC1288
respectively. Minimizing RSOURCE+ and C1 will improve
the input settling time. If a large “+” input source resis-
tance must be used, the sample time can be increased by
using a slower CLK frequency.
“–” Input Settling
At the end of the tSMPL, the input capacitor switches to the
“–” input and conversion starts (see Figures 1 and 7).
During the conversion, the “+” input voltage is effectively
“held” by the sample-and-hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage settles completely during the first CLK cycle of the
conversion time and be free of noise. Minimizing RSOURCE
and C2 will improve settling time. If a large “–” input
source resistance must be used, the time allowed for
settling can be extended by using a slower CLK frequency.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settle within the allowed time
(see Figure 7). Again, the“+” and “–” input sampling times
can be extended as described above to accommodate
slower op amps. Most op amps, including the LT1006 and
LT1413 single supply op amps, can be made to settle well
even with the minimum settling windows of 12.5
s (“+”
input) which occur at the maximum clock rate of 120kHz.
Source Resistance
The analog inputs of the LTC1285/LTC1288 look like a
20pF capacitor (CIN) in series with a 500 resistor (RON)
as shown in Figure 8. CIN gets switched between the
相關PDF資料
PDF描述
AD7859LASZ IC ADC 12BIT 8CH 200KSPS 44-MQFP
AD9215BCPZ-80 IC ADC 10BIT 80MSPS 32LFCSP
LTC2418CGN#PBF IC ADC 24BIT DIFF INPUT 28SSOP
VI-B1Y-IV-B1 CONVERTER MOD DC/DC 3.3V 99W
AD7490BRUZ IC ADC 12BIT 16CH 1MSPS 28TSSOP
相關代理商/技術參數
參數描述
LTC1285IS8 功能描述:IC A/D CONV SAMPLING 12BIT 8SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
LTC1285IS8#PBF 功能描述:IC A/D CONV SAMPLING 12BIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC1285IS8#TR 功能描述:IC ADC 12BIT 3V SAMPLING 8SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
LTC1285IS8#TRPBF 功能描述:IC A/D CONV SAMPLING 12BIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極
LTC1286CN8 功能描述:IC A/D CONV SAMPLING 12BIT 8-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:16 采樣率(每秒):45k 數據接口:串行 轉換器數目:2 功率耗散(最大):315mW 電壓電源:模擬和數字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數目和類型:2 個單端,單極