- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1933 > LTC1164-6CSW#TRPBF (Linear Technology)IC FILTR 8TH ORDR LOWPASS 16SOIC PDF資料下載
參數(shù)資料
| 型號： | LTC1164-6CSW#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FILTR 8TH ORDR LOWPASS 16SOIC |
| 標準包裝： | 1,000 |
| 濾波器類型： | 橢圓或貝塞爾低通 |
| 頻率 - 截止或中心： | 30kHz |
| 濾波器數(shù)： | 1 |
| 濾波器階數(shù)： | 8th |
| 電源電壓： | 4.75 V ~ 16 V，±2.375 V ~ 8 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
8
LTC1164-6
11646fa
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Passband Response
The passband response of the LTC1164-6 is optimized for
a fCLK/fCUTOFF ratio of 100:1. Minimum passband ripple
occurs from 1Hz to 80% of fCUTOFF. Athough the passband
of the LTC1164-6 is optimized for ratio fCLK/fCUTOFF of
100:1, if a ratio of 50:1 is desired, connect a single pole
lowpass RC (f –3dB = 2 fCUTOFF) at the output of the filter.
The RC will make the passband gain response as flat as the
100:1 case. If the RC is omitted, and clock frequencies are
below 500kHz the passband gain will peak by 0.4dB at
90% fCUTOFF.
Table 2. Typical Passband Ripple with Single 5V Supply
(fCLK/fC) = 100:1, GND = 2V, 30kHz, Fixed Single Pole, Lowpass
RC Filter at Pin 9 (See Typical Applications)
PASSBAND
PASSBAND GAIN
FREQUENCY
(REFERENCED TO 0dB)
fCUTOFF = 1kHz
fCUTOFF = 10kHz
TA = 25°CTA = 0°CTA = 25°CTA = 70°C
% of fCUTOFF
(dB)
10
0.00
20
– 0.02
0.00
0.01
30
– 0.05
– 0.01
0.01
40
– 0.10
– 0.02
0.02
50
– 0.13
– 0.03
– 0.01
0.03
60
– 0.15
– 0.01
0.01
0.05
70
– 0.18
– 0.01
0.01
0.07
80
– 0.25
– 0.08
– 0.05
0.02
90
– 0.39
– 0.23
– 0.18
– 0.05
fCUTOFF
– 2.68
– 2.79
– 2.74
– 2.68
The gain peaking can approximate a sin
χ/χ correction for
some applications. (See Typical Performance Characteristics
curve, Passband vs Frequency and fCLK at fCLK/fC = 50:1.)
When the LTC1164-6 operates with a single 5V supply and its
cutoff frequency is clock-tuned to 10kHz, an output single
pole RC filter can also help maintain outstanding passband
flatness from 0
°C to 70°C. Table 2 shows details.
Clock Feedthrough
Clock feedthrough is defined as, the RMS value of the
clock frequency and its harmonics that are present at the
filter’s output (Pin 9). The clock feedthrough is tested with
the input (Pin 2) grounded and, it depends on PC board
layout and on the value of the power supplies. With proper
layout techniques the values of the clock feedthrough are
shown in Table 3.
Table 3. Clock Feedthrough
VS
50:1
100:1
±2.5V
60
VRMS
60
VRMS
±5V
100
VRMS
200
VRMS
±7.5V
150
VRMS
500
VRMS
Note: The clock feedthrough at
±2.5V supplies is imbedded in the wideband noise of the filter. (The
clock signal is a square wave.)
Any parasitic switching transients during the rise and fall
edges of the incoming clock are not part of the clock
feedthrough specifications. Switching transients have fre-
quency contents much higher than the applied clock; their
amplitude strongly depends on scope probing techniques
as well as grounding and power supply bypassing. The
clock feedthrough, if bothersome, can be greatly reduced
by adding a simple R/C lowpass network at the output of
the filter (Pin 9). This R/C will completely eliminate any
switching transient.
Wideband Noise
The wideband noise of the filter is the total RMS value of
the device’s noise spectral density and it is used to
determine the operating signal-to-noise ratio. Most of its
frequency contents lie within the filter passband and it
cannot be reduced with post filtering. For instance, the
LTC1164-6 wideband noise at
±2.5V supply is 100VRMS,
90
VRMS of which have frequency contents from DC up to
the filter’s cutoff frequency. The total wideband noise
(
VRMS) is nearly independent of the value of the clock.
The clock feedthrough specifications are not part of the
wideband noise.
Speed Limitations
The LTC1164-6 optimizes AC performance versus power
consumption. To avoid op amp slew rate limiting at
maximum clock frequencies, the signal amplitude should
be kept below a specified level as shown on Table 4.
Aliasing
Aliasing is an inherent phenomenon of sampled data
systems and it occurs when input frequencies close to the
sampling frequency are applied. For the LTC1164-6 case,
an input signal whose frequency is in the range of fCLK
±4%, will be aliased back into the filter’s passband. If, for
instance, an LTC1164-6 operating with a 100kHz clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1164-7CSW#TRPBF | IC FILTR 8TH ORDR LOWPASS 16SOIC |
| LTC1164ACSW#TRPBF | IC FILTER BUILDING BLOCK 24-SOIC |
| LTC1264-7CSW#TRPBF | IC FILTER 8TH ORDR LOWPASS16SOIC |
| LTC1264CSW#TRPBF | IC FILTER BUILD BLK QUAD 24-SOIC |
| LTC1283ACN#PBF | IC DATA ACQ SYS 10BIT 3V 20-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1164-6M | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power 8th Order Pin Selectable Elliptic or Linear Phase Lowpass Filter |
| LTC1164-6MJ | 制造商:Linear Technology 功能描述:Active Filter Single Low Pass 8th Order 30kHz 14-Pin CDIP |
| LTC1164-7 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Linear Phase 8th Order Lowpass Filter |
| LTC1164-7_1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Linear Phase 8th Order Lowpass Filter |
| LTC1164-7C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Linear Phase 8th Order Lowpass Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復。