- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358932 > LP62S2048M-10LLT (AMIC Technology Corporation) 256K X 8 BIT LOW VOLTAGE CMOS SRAM PDF資料下載
參數(shù)資料
| 型號： | LP62S2048M-10LLT |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 256K X 8 BIT LOW VOLTAGE CMOS SRAM |
| 中文描述： | 256K × 8位低電壓CMOS的SRAM |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 190K |
| 代理商： | LP62S2048M-10LLT |
LP62S2048-T Series
(August, 2001, Version 1.0)
6
AMIC Technology, Inc.
AC Characteristics
(T
A
= -25
°
C to + 85
°
C, VCC = 2.7V to 3.3V)
Symbol
Parameter
LP62S2048-70LT/LLT
LP62S2048-10LT/LLT
Unit
Min.
Max.
Min.
Max.
Read Cycle
t
RC
Read Cycle Time
70
-
100
-
ns
t
AA
Address Access Time
-
70
-
100
ns
t
ACE1
Chip Enable Access Time
CE1
-
70
-
100
ns
t
ACE2
CE2
-
70
-
100
ns
t
OE
Output Enable to Output Valid
-
35
-
50
ns
t
CLZ1
Chip Enable to Output in Low Z
CE1
10
-
10
-
ns
t
CLZ2
CE2
10
-
10
-
ns
t
OLZ
Output Enable to Output in Low Z
5
-
5
-
ns
t
CHZ1
Chip Disable to Output in High Z
CE1
0
25
0
35
ns
t
CHZ2
CE2
0
25
0
35
ns
t
OHZ
Output Disable to Output in High Z
0
25
0
35
ns
t
OH
Output Hold from Address Change
10
-
10
-
ns
Write Cycle
t
WC
Write Cycle Time
70
-
100
-
ns
t
CW
Chip Enable to End of Write
60
-
80
-
ns
t
AS
Address Setup Time
0
-
0
-
ns
t
AW
Address Valid to End of Write
60
-
80
-
ns
t
WP
Write Pulse Width
50
-
60
-
ns
t
WR
Write Recovery Time
0
-
0
-
ns
t
WHZ
Write to Output in High Z
0
25
0
35
ns
t
DW
Data to Write Time Overlap
30
-
40
-
ns
t
DH
Data Hold from Write Time
0
-
0
-
ns
t
OW
Output Active from End of Write
5
-
5
-
ns
Notes: t
CHZ1
, t
CHZ2
, t
OHZ
, and t
WHZ
are defined as the time at which the outputs achieve the open circuit condition and are
not referred to output voltage levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP8340CLD-3.3 | Low Dropout, Low IQ, 1.0A CMOS Linear Regulator |
| LP8340IDT-1.8 | Low Dropout, Low IQ, 1.0A CMOS Linear Regulator |
| LP8340IDT-2.5 | Low Dropout, Low IQ, 1.0A CMOS Linear Regulator |
| LP8340IDT-3.3 | Low Dropout, Low IQ, 1.0A CMOS Linear Regulator |
| LP8340IDT-5.0 | Low Dropout, Low IQ, 1.0A CMOS Linear Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP62S2048M-10LT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S2048M-70LI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S2048M-70LLI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S2048M-70LLT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM |
| LP62S2048M-70LT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。