- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄354148 > LP62S16128-T (AMIC Technology Corporation) 128K X 16 BIT LOW VOLTAGE CMOS SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | LP62S16128-T |
| 廠商： | AMIC Technology Corporation |
| 元件分類： | SRAM |
| 英文描述： | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| 中文描述： | 128K的× 16位低電壓CMOS的SRAM |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大小： | 160K |
| 代理商： | LP62S16128-T |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
LP62S16128B-I Series
(August, 2001, Version 1.0)
6
AMIC Technology, Inc.
AC Characteristics (TA = -40
°C to +85°C, VCC = 2.7V to 3.6V)
Symbol
Parameter
LP62S16128B-55LLI
LP62S16128B-70LLI
Unit
Min.
Max.
Min.
Max.
Read Cycle
tRC
Read Cycle Time
55
-
70
-
ns
tAA
Address Access Time
-
55
-
70
ns
tACE
Chip Enable Access Time
-
55
-
70
ns
tBE
Byte Enable Access Time
-
55
-
70
ns
tOE
Output Enable to Output Valid
-
25
-
35
ns
tCLZ
Chip Enable to Output in Low Z
10
-
10
-
ns
tBLZ
Byte Enable to Output in Low Z
10
-
10
-
ns
tOLZ
Output Enable to Output in Low Z
5
-
5
-
ns
tCHZ
Chip Disable to Output in High Z
-
20
-
25
ns
tBHZ
Byte Disable to Output in High Z
-
20
-
25
ns
tOHZ
Output Disable to Output in High Z
-
20
-
25
ns
tOH
Output Hold from Address Change
5
-
5
-
ns
Write Cycle
tWC
Write Cycle Time
55
-
70
-
ns
tCW
Chip Enable to End of Write
50
-
60
-
ns
tBW
Byte Enable to End of Write
50
-
60
-
ns
tAS
Address Setup Time
0
-
0
-
ns
tAW
Address Valid to End of Write
50
-
60
-
ns
tWP
Write Pulse Width
40
-
55
-
ns
tWR
Write Recovery Time
0
-
0
-
ns
tWHZ
Write to Output in High Z
-
25
-
25
ns
tDW
Data to Write Time Overlap
25
-
30
-
ns
tDH
Data Hold from Write Time
0
-
0
-
ns
tOW
Output Active from End of Write
5
-
5
-
ns
Note: tBLZ, tOLZ, tCHZ, tBHZ and tOHZ and tWHZ are defined as the time at which the outputs achieve the open circuit condition
and are not referred to output voltage levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP61L1008A | 128K X 8 BIT 3.3V HIGH SPEED CENTER POWER CMOS SRAM |
| LP62E16256E | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62E16256E-T | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62P16128C-T | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16128C-I | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP62S16128U-70LLT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16128V-70LLT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256E-I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256E-T | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256EU-55LLI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。