- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384606 > LP55281 (National Semiconductor Corporation) Quad RGB Driver PDF資料下載
參數(shù)資料
| 型號： | LP55281 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Quad RGB Driver |
| 中文描述： | 四RGB驅(qū)動器 |
| 文件頁數(shù)： | 21/28頁 |
| 文件大?。?/td> | 1313K |
| 代理商： | LP55281 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
I
2
C COMPATIBLE SERIAL BUS INTERFACE
Interface Bus Overview
The I
2
C compatible synchronous serial interface provides ac-
cess to the programmable functions and registers on the
device. This protocol uses a two-wire interface for bidirec-
tional communications between the IC's connected to the bus.
The two interface lines are the Serial Data Line (SDA) and the
Serial Clock Line (SCL). These lines should be connected to
a positive supply, via a pull-up resistor and remain HIGH even
when the bus is idle.
For every device on the bus is assigned a unique address and
it acts as a Master or a Slave, depending on whether it gen-
erates or receives the serial clock (SCL). When LP55281 is
connected in parallel with other I
2
C compatible devices, the
LP55281 supply voltages V
, V
and V
must be ac-
tive. Supplies are required to make sure that the LP55281
does not disturb the SDA and SCL lines.
Data Transactions
One data bit is transferred during each clock pulse. Data is
sampled during the high state of the serial clock (SCL). Con-
sequently, throughout the clock's high period, the data should
remain stable. Any changes on the SDA line during the high
states of the SCL and in the middle of the transaction, aborts
the current transaction. New data should be sent during the
low SCL state. This protocol permits a single data line to
transfer both command/control information and data using the
synchronous serial clock.
20201149
Data Validity
Each data transaction is composed of a Start Condition, a
number of byte transfers (set by the software) and a Stop
Condition to terminate the transaction. Every byte written to
the SDA bus must be 8 bits long and is transferred with the
most significant bit first. After each byte, an Acknowledge sig-
nal must follow. The following sections provide further details
of this process.
20201152
Acknowledge Signal
The Master device on the bus always generates the Start and
Stop Conditions (control codes). After a Start Condition is
generated, the bus is considered busy and it retains this sta-
tus until a certain time after a Stop Condition is generated. A
high-to-low transition of the data line (SDA), while the clock
(SCL) is high, indicates a Start Condition. A low-to-high tran-
sition of the SDA line, while the SCL is high, indicates a Stop
Condition
20201150
Start and Stop Conditions
In addition to the first Start Condition, a repeated Start Con-
dition can be generated in the middle of a transaction. This
allows another device to be accessed or a register read cycle.
Acknowledge Cycle
The Acknowledge Cycle consists of two signals: the acknowl-
edge clock pulse the master sends with each byte transferred,
and the acknowledge signal sent by the receiving device.
The master generates the acknowledge clock pulse on the
ninth clock pulse of the byte transfer. The transmitter releases
the SDA line (permits it to go high) to allow the receiver to
send the acknowledge signal. The receiver must pull down
the SDA line during the acknowledge clock pulse and ensure
that SDA remains low during the high period of the clock
pulse, thus signaling the correct reception of the last data byte
and its readiness to receive the next byte.
"ACKNOWLEDGE AFTER EVERY BYTE" Rule
The Master generates an acknowledge clock pulse after each
byte transfer. The receiver sends an acknowledge signal after
every byte received.
There is one exception to the "acknowledge after every byte"
rule. When the master is the receiver, it must indicate to the
transmitter an end of data by not-acknowledging ("negative
acknowledge") the last byte clocked out of the slave. This
21
www.national.com
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP55281RL | Quad RGB Driver |
| LP55281RLX | Quad RGB Driver |
| LP55281TL | Quad RGB Driver |
| LP55281TLX | Quad RGB Driver |
| LP5551 | PowerWise⑩ Technology Compliant Energy Management Unit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP55281RL | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Quad RGB Driver |
| LP55281RL/NOPB | 功能描述:LED照明驅(qū)動器 RoHS:否 制造商:STMicroelectronics 輸入電壓:11.5 V to 23 V 工作頻率: 最大電源電流:1.7 mA 輸出電流: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SO-16N |
| LP55281RLEV | 功能描述:LED 照明開發(fā)工具 LP55281RLEV EVAL BOARD RoHS:否 制造商:Fairchild Semiconductor 產(chǎn)品:Evaluation Kits 用于:FL7732 核心: 電源電壓:120V 系列: 封裝: |
| LP55281RLEV/NOPB | 制造商:Texas Instruments 功能描述:QUAD RGB DRIVER - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:BOARD EVAL FOR LP5528 RGB DRIVER 制造商:Texas Instruments 功能描述:Quad RGB Drvr fr the PowerWise Family |
| LP55281RLX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Quad RGB Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。