- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384606 > LP3971SQ-B410 (NATIONAL SEMICONDUCTOR CORP) POWER MANAGEMENT UNIT FOR ADVANCED APPLICATION PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | LP3971SQ-B410 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | POWER MANAGEMENT UNIT FOR ADVANCED APPLICATION PROCESSORS |
| 中文描述： | 3-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC40 |
| 封裝： | 5 X 5 MM, LLP-40 |
| 文件頁數(shù)： | 33/42頁 |
| 文件大?。?/td> | 1350K |
| 代理商： | LP3971SQ-B410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
I
2
C Register Definitions
(Continued)
I
2
C DVM TIMING FOR VCC APPS (Buck 1)
20180718
LP3971 Controls
DIGITAL INTERFACE CONTROL SIGNALS
Signal
Definition
Active State
High
High
Clock
Signal Direction
Input
Input
Input
Bidirectional
Input
Output
Output
Input
Input
Input
Output
Bidirectional/Input
Bidirectional
SYS_EN
PWR_EN
SCL
SDA
nRSTI
nRSTO
nBATT_FLT
PWR_ON
nTEST_JIG
SPARE
EXT_WAKEUP
GPIO1/nCHG_EN
GPIO2
*
High Voltage Power Enable
Low Voltage Power Enable
Serial Bus Clock Line
Serial Bus Data Line
Forces an Unconditional Hardware Reset
Forces an Unconditional Hardware Reset
Main Battery Removed or Discharged Indicator
Wakeup Input to CPU
Wakeup Input to CPU
Wakeup Input to CPU
Wake-Up Output for Application Processor
General Purpose I/O/External Back-Up Battery Charger
General Purpose I/O
Low
Low
Low
High
Low
High/Low*
High
-/Low
-
POWER DOMAIN ENABLES
PMU Output
LDO_RTC
LDO1
LDO2
LDO3
LDO4
LDO5
BUCK1
BUCK2
BUCK3
HW Enable
-
SYS_EN
SYS_EN
SYS_EN
PWR_EN/SYS_EN
PWR_EN/SYS_EN
PWR_EN
SYS_EN/PWR_EN
SYS_EN
SW Enable
-
LDO1_EN
LDO2_EN
LDO3_EN
LDO4_EN
LDO5_EN
B1_EN
B2_EN
B3_EN
LDO_RTC TRACKING (nIO_TRACK)
LP3971 has a tracking function (nIO_TRACK). When en-
abled, LDO_RTC voltage will track LDO1 voltage within 200
mV down to 2.8V when LDO1 is enabled. This function can
be switched on/off by BPTR (8h’0E) register bit.
LDO4, LDO5 AND BUCK 2 ENABLE SELECTION
(LDO4_ESEL, LDO5_ESEL AND BUCK2_ESEL)
LDO4, 5 and BUCK2 power domain enable is possible to
change between SYS_EN and PWR_EN by register bits.
WAKE-UP FUNCTIONALITY (PWR_ON, nTEST_JIG,
SPARE AND EXT_WAKEUP)
Three input pins can be used to assert wakeup output for 10
ms for application processor notification to wakeup. SPARE
input can be programmed through I
2
C compatible interface
L
www.national.com
33
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP3971SQX-A514 | POWER MANAGEMENT UNIT FOR ADVANCED APPLICATION PROCESSORS |
| LP3971SQX-B410 | POWER MANAGEMENT UNIT FOR ADVANCED APPLICATION PROCESSORS |
| LP3994 | 50mA CMOS Voltage Regulator with Enable Control |
| LP3994LD-1.5 | 50mA CMOS Voltage Regulator with Enable Control |
| LP3994LD-1.8 | 50mA CMOS Voltage Regulator with Enable Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP3971SQ-B410/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3971SQ-B410EV | 功能描述:電源管理IC開發(fā)工具 LP3971SQ-B410 EVAL BOARD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| LP3971SQ-B510/NOPB | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| LP3971SQ-C818/NOPB | 制造商:Texas Instruments 功能描述: |
| LP3971SQ-D510 | 功能描述:PMIC 解決方案 RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。