參數(shù)資料
型號(hào)： LM9810
廠商： National Semiconductor Corporation
英文描述： LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
中文描述： LM9810/20 10/12-Bit圖像傳感器模擬前端處理器
文件頁(yè)數(shù)： 17/21頁(yè)
文件大?。?/td> 148K
代理商： LM9810
17
http://www.national.com
Equation 6: Simplified output code calculation
1.8 Power Down Mode
Setting the Power Down (bit B0 of register 7) puts the device in a
low power standby mode. The analog sections are turned off to
conserve power. The digital logic will continue to operate if
MCLK
continues, so for minimum power dissipation
MCLK
should be
stopped when the LM9810/20 enters the Power Down mode.
Recovery from Power Down typically takes 50μs (the time
required for the reference voltages to settle to 0.5 LSB accuracy).
2.0 Clamping
To perform a DC restore across the AC coupling capacitors at the
beginning of every line, the LM9810/20 implements a clamping
function. When
NewLine
is high and
SampCLK
is low, all three OS
inputs will be connected to either
V
or
V
, depending on B4
of the Sampling and Color Mode register. If B4 is set to one (pos-
itive signal polarity), then the OS inputs will be connected to
V
. If B4 is set to zero (negative signal polarity), then they will be
connected to
V
REF+
.
2.1 Clamp Capacitor Selection
This section explains how to select appropriate clamp capacitor
values.
The output signal of many sensors rides on a DC offset (greater
than 5V for many CCDs) which is incompatible with the
LM9810/20’s 5V operation. To eliminate this offset without resort-
ing to additional higher voltage components, the output of the
sensor is AC coupled to the LM9810/20 through a DC blocking
capacitor, C
CLAMP
. The sensor’s DOS output, if available, is not
used. The value of this capacitor is determined by the leakage
current of the LM9810/20’s OS input and the output impedance of
the sensor. The leakage through the OS input determines how
quickly the capacitor value will drift from the clamp value of
V
REF+
or
V
REF-
, which then determines how many pixels can be pro-
cessed before the droop causes errors in the conversion (±0.1V
is the recommended limit for CDS operation). The output imped-
ance of the sensor determines how quickly the capacitor can be
charged to the clamp value during the black reference period at
the beginning of every line.
The minimum clamp capacitor value is determined by the maxi-
mum droop the LM9810/20 can tolerate while converting one
sensor line. The minimum clamp capacitor value is much smaller
for CDS mode applications than it is for CIS mode applications.
The LM9810/20 input leakage current is considerably less when
the LM9810/20 is operating in CDS mode. In CDS mode, the
LM9810/20 leakage current should be no more than 20nA. With
CDS disabled, which will likely be the case when CIS sensors are
used, the LM9810/20 leakage current can be as high as 25uA at
the maximum conversion rate.
2.1.1 CDS mode Minimum Clamp Capacitor Calculation:
The following equation takes the maximum leakage current into
the OS input, the maximum allowable droop, the number of pixels
on the sensor, and the pixel conversion rate, f
SampCLK
, and pro-
vides the minimum clamp capacitor value:
For example, if the OS input leakage current is 20nA worst-case,
the sensor has 2700 active pixels, the conversion rate is 2MHz
(t
SampCLK
= 500ns), and the max droop desired is 0.1V, the mini-
mum clamp capacitor value is:
2.1.2 CIS mode Minimum Clamp Capacitor Calculation:
If CDS is disabled, then the maximum LM9810/20 OS input leak-
age current can be calculated from:
where V
SAT
is the peak pixel signal swing of the CIS OS output
and C
SAMP
is the capacitance of the LM9810/20’s internal sam-
pling capacitor (2pF). Inserting this into Equation 7 results in:
with C
SAMP
equal to 2pF and V
SAT
equal to 2V (the LM9810/20’s
maximum input signal), then Equation 10 reduces to:
In CIS mode (CDS disabled), the max droop limit must be much
more carefully chosen, since any change in the clamp capacitor’s
DC value will affect the LM9810/20’s conversion results. If a
droop of one 10 bit LSB across a line is considered acceptable,
then the allowed droop voltage is calculated as: 2V/1024, or
D
OUT
V
IN
G
B
V
DAC
+
(
)
G
PGA
C
=
DOS
OS
OS
SENSOR
NC
C
CLAMP
Figure 5: OS Clamp Capacitor and Internal Clamp
V
REF+
or
V
REF-
LM9810/20
CCLAMP MIN
dV
-- i
=
leakage current (A)
-------max droop(V)
SampCLK
--------f
=
Equation 7: CDS mode C
CLAMP MIN
Calculation
CCLAMP MIN
20nA
270pF
-0.1V
2MHz
=
=
Equation 8: CDS mode C
CLAMP MIN
Example
I
leakage
V
SAT
f
SampCLK
C
SAMP
=
Equation 9: CIS mode Input Leakage Current Calculation
CCLAMP MIN
dV
--- i
=
V
SampCLK
t
SAMP
t
max droop(V)
=
Equation 10: CIS mode C
CLAMP MIN
Calculation
CCLAMP MIN
max droop(V)
=
Equation 11: CIS mode C
CLAMP MIN
Calculation
相關(guān)PDF資料
PDF描述
LM9810CCWM LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9820CCWM LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9810CCWMX LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9820CCWMX LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9812 LM9812 30-Bit Color Linear CCD Sensor Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM9810 WAF 制造商:Texas Instruments 功能描述:
LM9810CCWM 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9810CCWMX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9810/20 10/12-Bit Image Sensor Processor Analog Front End
LM9811 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit Greyscale/30-Bit Color Linear CCD Sensor Processor
LM9811CCV 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit Greyscale/30-Bit Color Linear CCD Sensor Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*