Absolute Maximum Ratings
(Notes 1, 3)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
80V Voltage, V
CC1
120V Supply V
CC2
Bias Voltage, V
BB
Input Voltage, V
IN
V
BLANK
Input Voltage, V
BLANK
Storage Temperature Range, T
STG
Lead Temperature
(Soldering,
<
10 sec.)
ESD Tolerance, Human Body
Model
+90V
+130V
+15V
0V to 4V
0V to V
BB
V
65C to +150C
300C
2 kV
ESD Tolerance, Machine Model
200V
Operating Ranges
(Note 2)
V
CC1
V
BOOST
V
BB
V
IN
V
REF
V
BLANK
Input Voltage, V
BLANK
V
OUT
V
CLAMP
Case Temperature
+60V to +85V
V
CC1
to +125V
7.0V to +9V
0.8V to +3.5V
+1.6V to +1.9V
0V to 5.5V
+15V to +78V
+55V to +118V
20C to 100C
AC Driver Electrical Characteristics
(See Figure 4 for Test Circuit)
Unless otherwise noted: V
= +80V, V
= +8V, V
IN
= 2.500 V
DC
, C
L
= 8 pF, Output = 40 V
PP
at 1 MHz, T
C
= 50C,
V
REF
= 1.735V, HEATSINK MUST BE GROUNDED.
Symbol
Parameter
I
CC
V
CC
Supply Current
All 3 Channels, No Output Load
I
BB
V
BB
Supply Current
All 3 Channels, No Output Load
I
OUTTYP
Typical DC Output Voltage
No AC Input Signal, V
IN
= 2.100 V
DC
A
VTYP
Typical DC Voltage Gain
No AC Input Signal
I
RTYP
Typical Rise Time
10% to 90%, (Note 5)
+OS
Overshoot on Rising Edge
t
FTYP
Typical Fall Time
90% to 10%, (Note 5)
OS
Overshoot on Falling Edge
LE
Linearity Error
V
IN
2.0 V
DC
to 3.0 V
DC
, (Note 4)
Conditions
Min
Typ
35
22
66
52
6.0
5
6.0
6
6
Max
45
35
70
Units
mA
mA
V
DC
V/V
ns
%
ns
%
%
62
Note 1:
Limits of “Absolute Maximum Ratings” indicate limits below which damage to the device will not occur.
Note 2:
Limits of “Operating Ratings” indicate required boundaries of conditions for which the device is functional, but is not guaranteed to meet specific performance
limits.
Note 3:
All voltages are measured with respect to GND, unless otherwise specified.
Note 4:
Linearity error is the variation in DC gain from V
IN
= 2.0 to 3.0.
Note 5:
Input from signal generator: t
r
, t
f
<
1 ns.
DRIVER Test Circuit
Figure 4 shows the test circuit for the LM2453. This circuit allows testing of the LM2453 in a 50
environment as well as with a
FET probe. The 4950
resistor at the output forms a 200:1 voltage divider when connected to a 50
load. C
COMP
must be ad-
justed for equivalent performance to the FET probe. Performance will be affected slightly by the 5k load.
DS101302-4
FIGURE 4. Test Circuit (One Channel)
L
www.national.com
3