- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30743 > LM1881M-X/NOPB (NATIONAL SEMICONDUCTOR CORP) SYNC SEPARATOR IC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | LM1881M-X/NOPB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 信號分離 |
| 英文描述： | SYNC SEPARATOR IC, PDSO8 |
| 封裝： | PLASTIC, SO-8 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 303K |
| 代理商： | LM1881M-X/NOPB |
Application Notes (Continued)
flip-flop is toggled by the default comparator, starting the
vertical sync pulse at pin 3 of the LM1881. If the default
vertical sync period ends before the end of the input vertical
sync period, then the falling edge of the vertical sync (posi-
tive pulse at the “D” flip-flop) will clock the high output from
the comparator with V
1 as a reference input. This will retrig-
ger the oscillator, generating a second vertical sync output
pulse. The “Vertical Default Sync Delay Time vs R
SET” graph
shows the relationship between the R
SET value and the
delay time from the start of the vertical sync period before
the default vertical sync pulse is generated. Using the NTSC
example again the smallest resistor for R
SET is 500 k
. The
vertical default time delay is about 50 s, much longer than
the 30 s serration pulse spacing.
A common question is how can one calculate the required
R
SET with a video timing standard that has no serration
pulses during the vertical blanking. If the default vertical sync
is to be used this is a very easy task. Use the “Vertical
Default Sync Delay Time vs R
SET” graph to select the nec-
essary R
SET to give the desired delay time for the vertical
sync output signal. If a second pulse is undesirable, then
check the “Vertical Pulse Width vs R
SET” graph to make sure
the vertical output pulse will extend beyond the end of the
input vertical sync period. In most systems the end of the
vertical sync period may be very accurate. In this case the
preferred design may be to start the vertical sync pulse at the
end of the vertical sync period, similar to starting the vertical
sync pulse after the first serration pulse. A VGA standard is
to be used as an example to show how this is done. In this
standard a horizontal line is 32 s long. The vertical sync
period is two horizontal lines long, or 64 s. The vertical
default sync delay time must be longer than the vertical
sync period of 64 s. In this case R
SET must be larger than
680 k
.R
SET must still be small enough for the output of the
integrator to reach V
1 before the end of the vertical period of
the input pulse. The first graph can be used to confirm that
R
SET is small enough for the integrator. Instead of using the
vertical serration pulse separation, use the actual pulse
width of the vertical sync period, or 64 s in this example.
This graph is linear, meaning that a value as large as 2.7 M
can be used for R
SET (twice the value as the maximum at
30 s). Due to leakage currents it is advisable to keep the
value of R
SET under 2.0 M
. In this example a value of 1.0
M
is selected, well above the minimum of 680 k. With this
value for R
SET the pulse width of the vertical sync output
pulse of the LM1881 is about 340 s.
00915003
FIGURE 1. (a) Composite Video; (b) Composite Sync; (c) Vertical Output Pulse;
(d) Odd/Even Field Index; (e) Burst Gate/Back Porch Clamp
LM1881,
LM1881-X
www.national.com
6
相關PDF資料 |
PDF描述 |
|---|---|
| LM1881MX-X/NOPB | SYNC SEPARATOR IC, PDSO8 |
| LM1881N-X/NOPB | SYNC SEPARATOR IC, PDIP8 |
| LM1882-RCMX | SPECIALTY CONSUMER CIRCUIT, PDSO20 |
| 54ACT715-RD | SPECIALTY CONSUMER CIRCUIT, CDIP20 |
| 54ACT715D | SPECIALTY CONSUMER CIRCUIT, CDIP20 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LM1881MX-X/NOPB | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LM1881N | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LM1881N | 制造商:Texas Instruments 功能描述:VIDEO SYNC SEPARATOR 1881 DIP8 |
| LM1881N/NOPB | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LM1881N/NOPB | 制造商:Texas Instruments 功能描述:Special Function IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。