- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369758 > LH28F016SCHB-L90 EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | LH28F016SCHB-L90 |
| 元件分類： | EEPROM |
| 英文描述： | EEPROM |
| 中文描述： | EEPROM的 |
| 文件頁數(shù)： | 10/56頁 |
| 文件大?。?/td> | 373K |
| 代理商： | LH28F016SCHB-L90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
- 10 -
LH28F160S5-L/S5H-L
3.5
The read identifier codes operation outputs the
manufacture code, device code, block status codes
for each block (see
Fig. 2
). Using the manufacture
and device codes, the system CPU can
automatically match the device with its proper
algorithms. The block status codes identify locked
or unlocked block setting and erase completed or
erase uncompleted condition.
Read Identifier Codes Operation
Fig. 2 Device Identifier Code Memory Map
3.6
The query operation outputs the query structure.
Query database is stored in the 48-byte ROM.
Query structure allows system software to gain
critical information for controlling the flash
Query Operation
component. Query structures are always presented
on the lowest-order data output (DQ
0
-DQ
7
) only.
3.7
Writing commands to the CUI enable reading of
device data and identifier codes. They also control
inspection and clearing of the status register. When
V
CC =
V
CC1/2
and V
PP =
V
PPH1
, the CUI additionally
controls block erase, full chip erase, (multi)
word/byte write and block lock-bit configuration.
Write
The Block Erase command requires appropriate
command data and an address within the block to
be erased. The Word/Byte Write command requires
the command and address of the location to be
written. Set Block Lock-Bit command requires the
command and block address within the device
(Block Lock) to be locked. The Clear Block Lock-
Bits command requires the command and address
within the device.
The CUI does not occupy an addressable memory
location. It is written when WE# and CE# are
active. The address and data needed to execute a
command are latched on the rising edge of WE# or
CE# (whichever goes high first). Standard
microprocessor write timings are used.
Fig. 17
and
Fig. 18
illustrate WE# and CE#-controlled write
operations.
4 COMMAND DEFINITIONS
When the V
PP
voltage
≤
V
PPLK
, read operations
from the status register, identifier codes, query, or
blocks are enabled. Placing V
PPH1
on V
PP
enables
successful block erase, full chip erase, (multi)
word/byte write and block lock-bit configuration
operations.
Device operations are selected by writing specific
commands into the CUI.
Table 3
defines these
commands.
1FFFFF
1F0006
1F0005
1F0004
1F0003
1F0000
1EFFFF
020000
01FFFF
010006
010005
010004
010003
010000
00FFFF
000006
000005
000004
000003
000002
000001
000000
Reserved for
Future Implementation
Block 31 Status Code
Block 31
Block 1
Block 0
(Blocks 2 through 30)
Reserved for
Future Implementation
Reserved for
Future Implementation
Block 1 Status Code
Reserved for
Future Implementation
Reserved for
Future Implementation
Block 0 Status Code
Device Code
Manufacture Code
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH28F016SCHN-L12 | x8 Flash EEPROM |
| LH28F016SCHN-L95 | x8 Flash EEPROM |
| LH28F016SCHR-L100 | EEPROM |
| LH28F016SCHR-L12 | x8 Flash EEPROM |
| LH28F016SCHR-L120 | EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH28F016SCHB-L95 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16Mbit Flash Memory |
| LH28F016SCH-L | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16-MBIT(2 MB x 8) SmartVoltage Flash MEMORY |
| LH28F016SCHN-L12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| LH28F016SCHN-L95 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| LH28F016SCHR-L100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。