<tbody id="fgxsv"></tbody>
  • <thead id="fgxsv"><xmp id="fgxsv"><tbody id="fgxsv"></tbody>
    <em id="fgxsv"></em>
    <nobr id="fgxsv"><strike id="fgxsv"></strike></nobr>
    參數(shù)資料
    型號(hào): LG1600FXH0500
    英文描述: LG1600FXH Clock and Data Regenerator
    中文描述: LG1600FXH時(shí)鐘和數(shù)據(jù)再生
    文件頁(yè)數(shù): 2/20頁(yè)
    文件大?。?/td> 492K
    代理商: LG1600FXH0500
    Data Sheet
    August 1999
    LG1600FXH Clock and Data Regenerator
    2
    Lucent Technologies Inc.
    Functional Description
    The LG1600FXH Clock and Data Regenerator (CDR)
    is a compact, single device solution to clock recovery
    and data retiming in high-speed communication sys-
    tems such as fiber-optic data links and long-span fiber-
    optic regenerators and terminals. Using frequency and
    phase-lock loop (FPLL) techniques, the device regen-
    erates clean clock and error-free data signals from a
    nonreturn-to-zero (NRZ) data input, corrupted by jitter
    and intersymbol interference. The LG1600FXH
    exceeds ITU-T/Bellcore jitter tolerance requirements
    for SONET/SDH systems.
    The device houses two integrated circuits on an alu-
    mina substrate inside a hermetically sealed 3 cm
    ×
    3 cm (1.2 in.
    ×
    1.2 in.) surface-mount package: a GaAs
    IC that contains the high-speed part of an FPLL as well
    as a highly sensitive decision circuit; and a silicon bipo-
    lar IC that contains a loop filter, acquisition, and signal
    detect circuitry.
    The two ac-coupled complementary data inputs can be
    driven differentially as well as single ended. A dc feed-
    back voltage V
    –FB
    maintains a data input threshold
    V
    –TH
    (decision level) that is optimum for a wide range
    of 50% duty cycle input levels (connect to V
    –TH
    ). If
    needed, the user can supply an external threshold to
    compensate for different mark densities or distorted
    input signals (see Figure 10).
    Regenerated clock and data are available from comple-
    mentary outputs that can either be ac coupled, to pro-
    vide 50
    output match, or dc coupled with 50
    to
    ground at the receiving end.
    The second-order PLL filter bandwidth is set by the
    user with an external resistor between pin 11 and
    ground (required). An internal capacitor provides suffi-
    cient PLL damping for most applications. In critical
    applications, PLL damping can be increased using an
    external capacitor between pins 9 and 11.
    The device is powered by a single –5.2 V ECL compat-
    ible supply and typically consumes 1.5 W.
    The LG1600FXH comes in standard bit rates, but can
    be factory tuned for any rate between 500 Mbits/s and
    5500 Mbits/s.
    A test fixture (TF1004A) with SMA connectors is avail-
    able to allow quick evaluation of the LG1600FXH.
    Theory of Operation
    A digital regenerator has the task of retransmitting a bit
    stream that is received from a remote source with the
    same fidelity at which it was originally transmitted.
    Two basic properties of the digital signal need to be
    restored: the timing of the transitions between the bits
    and the value of each bit.
    12-3225(F)r.6
    Figure 2. LG1600FXH Block Diagram
    VCO
    Q
    D
    V
    +
    CLKO
    V
    CLKO
    31
    26
    D
    FREQ. &
    PHASE
    DETECT.
    90
    °
    LOOP CONTROL &
    SIGNAL DETECT
    11
    9
    7
    V
    REF
    C
    EXT
    R
    EXT
    LOS
    V
    –TH
    51
    V
    –FB
    48
    55
    60
    65
    V
    –IN
    V
    +IN
    V
    +FB
    0.047
    μ
    F
    0.047
    μ
    F
    0.047
    μ
    F
    0.047
    μ
    F
    1 k
    50
    25 k
    50
    25 k
    1 k
    43
    38
    V
    +
    OUT
    V
    OUT
    V
    SS
    35
    0.047
    μ
    F
    0.047
    μ
    F
    0
    °
    相關(guān)PDF資料
    PDF描述
    LG1600FXH0553 LG1600FXH Clock and Data Regenerator
    LG1600FXH0622 LG1600FXH Clock and Data Regenerator
    LG1600FXH1200 LG1600FXH Clock and Data Regenerator
    LG1600FXH1244 LG1600FXH Clock and Data Regenerator
    LG1600FXH1298 LG1600FXH Clock and Data Regenerator
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    LG1600FXH0553 制造商:AGERE 制造商全稱:AGERE 功能描述:LG1600FXH Clock and Data Regenerator
    LG1600FXH0622 制造商:AGERE 制造商全稱:AGERE 功能描述:LG1600FXH Clock and Data Regenerator
    LG1600FXH1200 制造商:AGERE 制造商全稱:AGERE 功能描述:LG1600FXH Clock and Data Regenerator
    LG1600FXH1244 制造商:AGERE 制造商全稱:AGERE 功能描述:LG1600FXH Clock and Data Regenerator
    LG1600FXH1298 制造商:AGERE 制造商全稱:AGERE 功能描述:LG1600FXH Clock and Data Regenerator