Figure 3-14. sysCONFIG Master Serial Port Timing Figure 3-15. sysCONFI" />
參數(shù)資料
型號(hào): LFECP10E-4QN208I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 124/163頁
文件大?。?/td> 0K
描述: IC FPGA 10.2KLUTS 208PQFP
標(biāo)準(zhǔn)包裝: 24
系列: ECP
邏輯元件/單元數(shù): 10200
RAM 位總計(jì): 282624
輸入/輸出數(shù): 147
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
3-27
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-14. sysCONFIG Master Serial Port Timing
Figure 3-15. sysCONFIG Slave Serial Port Timing
Figure 3-16. Power-On-Reset (POR) Timing
CCLK (output)
DIN
DOUT
t
SUMCDI
t
HMCDI
t
CODO
CCLK (input)
DIN
DOUT
t
SUSCDI
t
HSCDI
t
CODO
t
SSCL
t
SSCH
CCLK
2
DONE
VCC/VCCAUX
1
CFG[2:0]
3
t
ICFG
Valid
INITN
t
VMC
t
SUCFG
t
HCFG
1. Time taken from VCC or VCCAUX, whichever is the last to reach its VMIN.
2. Device is in a Master Mode.
3. The CFG pins are normally static (hard wired).
相關(guān)PDF資料
PDF描述
FMM18DRKF CONN EDGECARD 36POS DIP .156 SLD
LFECP10E-5QN208C IC FPGA 10.2KLUTS 147I/O 208QFP
ABC49DRTI-S93 CONN EDGECARD 98POS DIP .100 SLD
EMC43DRAN-S734 CONN EDGECARD 86POS .100 R/A PCB
EMC43DRAH-S734 CONN EDGECARD 86POS .100 R/A PCB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFECP10E-4T100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4T100I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4T144C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4T144I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4TN100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet