參數(shù)資料
型號(hào): LFEC20E-4FN672I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 130/163頁
文件大?。?/td> 0K
描述: IC FPGA 19.7KLUTS 672FPBGA
標(biāo)準(zhǔn)包裝: 40
系列: EC
邏輯元件/單元數(shù): 19700
RAM 位總計(jì): 434176
輸入/輸出數(shù): 400
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 672-BBGA
供應(yīng)商設(shè)備封裝: 672-FPBGA(27x27)
4-3
Pinout Information
LatticeECP/EC Family Data Sheet
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
PICs Associated
with DQS Strobe
PIO Within PIC
DDR Strobe (DQS) and
Data (DQ) Pins
P[Edge] [n-4]
ADQ
BDQ
P[Edge] [n-3]
ADQ
BDQ
P[Edge] [n-2]
ADQ
BDQ
P[Edge] [n-1]
ADQ
BDQ
P[Edge] [n]
A[Edge]DQSn
BDQ
P[Edge] [n+1]
ADQ
BDQ
P[Edge] [n+2]
ADQ
BDQ
P[Edge] [n+3]
ADQ
BDQ
Notes:
1. “n” is a Row/Column PIC number
2. The DDR interface is designed for memories that support one DQS strobe per eight bits of
data. In some packages, all the potential DDR data (DQ) pins may not be available.
3. PIC numbering definitions are provided in the “Signal Names” column of the Signal Descrip-
tions table.
相關(guān)PDF資料
PDF描述
HSC50DREN-S734 CONN EDGECARD 100POS .100 EYELET
LFEC20E-5FN672C IC FPGA 19.7KLUTS 672FPBGA
HSC50DREH-S734 CONN EDGECARD 100POS .100 EYELET
LFECP20E-4FN484I IC FPGA 19.7KLUTS 484FPBGA
FMC12DREF-S734 CONN EDGECARD 24POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-4Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4QN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4T100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet