Figure 3-5. DDR Timings tDQVBS
參數(shù)資料
型號: LFEC20E-4FN484I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 111/163頁
文件大?。?/td> 0K
描述: IC FPGA 19.7KLUTS 484FPBGA
標(biāo)準(zhǔn)包裝: 60
系列: EC
邏輯元件/單元數(shù): 19700
RAM 位總計: 434176
輸入/輸出數(shù): 360
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
3-15
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-5. DDR Timings
tDQVBS
Data Valid Before DQS
All
0.20
0.20
0.20
UI
tDQVAS
Data Valid After DQS
All
0.20
0.20
0.20
UI
fMAX_DDR
DDR Clock Frequency
All
95
200
95
166
95
133
MHz
Primary and Secondary Clock6
fMAX_PRI
2
Frequency for Primary Clock Tree
All
420
378
340
MHz
tW_PRI
Clock Pulse Width for Primary
Clock
All
1.19
1.19
1.19
ns
tSKEW_PRI
Primary Clock Skew within an I/O
Bank
All
250
300
350
ps
1. General timing numbers based on LVCMOS2.5V, 12 mA. Loading of 0 pF.
2. Using LVDS I/O standard.
3. DDR timing numbers based on SSTL I/O.
4. DDR specifications are characterized but not tested.
5. UI is average bit period.
6. Based on a single primary clock.
7. These timing numbers were generated using ispLEVER design tool. Exact performance may vary with design and tool version. The tool
uses internal parameters that have been characterized but are not tested on every device.
Timing v.G 0.30
LatticeECP/EC External Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Device
-5
-4
-3
Units
Min.
Max.
Min.
Max.
Min.
Max.
tDQVAS
tDQVBS
DQ and DQS Write Timings
t
DQS
DQ
DQS
DQ
DVEDQ
tDVADQ
DQ and DQS Read Timings
相關(guān)PDF資料
PDF描述
ACB40DHAD CONN EDGECARD 80POS R/A .050 DIP
GBB90DHAT CONN EDGECARD 180PS R/A .050 SLD
ABB35DHBN CONN EDGECARD 70POS R/A .050 SLD
ABB35DHBD CONN EDGECARD 70POS R/A .050 SLD
RMM40DTMT-S189 CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-4FN672C 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7K LUTs Pb-Free RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-4FN672I 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7K LUTs 400 IO 1. 2V -4 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-4Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-4QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet