Figure 2-5. Distributed Memory Primitives ROM Mode: The ROM mode uses the same principal as th" />
  • 參數(shù)資料
    型號(hào): LFEC20E-3FN672C
    廠商: Lattice Semiconductor Corporation
    文件頁數(shù): 153/163頁
    文件大?。?/td> 0K
    描述: IC FPGA 19.7KLUTS 400I/O 672-BGA
    標(biāo)準(zhǔn)包裝: 40
    系列: EC
    邏輯元件/單元數(shù): 19700
    RAM 位總計(jì): 434176
    輸入/輸出數(shù): 400
    電源電壓: 1.14 V ~ 1.26 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 672-BBGA
    供應(yīng)商設(shè)備封裝: 672-FPBGA(27x27)
    2-6
    Architecture
    LatticeECP/EC Family Data Sheet
    Figure 2-5. Distributed Memory Primitives
    ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is
    accomplished through the programming interface during configuration.
    PFU Modes of Operation
    Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the
    functionality possible at the PFU level.
    Table 2-4. PFU Modes of Operation
    Logic
    Ripple
    RAM1
    ROM
    LUT 4x8 or
    MUX 2x1 x 8
    2-bit Add x 4
    SPR16x2 x 4
    DPR16x2 x 2
    ROM16x1 x 8
    LUT 5x4 or
    MUX 4x1 x 4
    2-bit Sub x 4
    SPR16x4 x 2
    DPR16x4 x 1
    ROM16x2 x 4
    LUT 6x 2 or
    MUX 8x1 x 2
    2-bit Counter x 4
    SPR16x8 x 1
    ROM16x4 x 2
    LUT 7x1 or
    MUX 16x1 x 1
    2-bit Comp x 4
    ROM16x8 x 1
    1. These modes are not available in PFF blocks
    DO1
    DO0
    DI0
    DI1
    AD0
    AD1
    AD2
    AD3
    WRE
    CK
    DO0
    AD0
    AD1
    AD2
    AD3
    DPR16x2
    SPR16x2
    ROM16x1
    RDO1
    RDO0
    DI0
    DI1
    WCK
    WRE
    WDO1
    WDO0
    WAD0
    WAD1
    WAD2
    WAD3
    RAD0
    RAD1
    RAD2
    RAD3
    相關(guān)PDF資料
    PDF描述
    HMC43DREH-S734 CONN EDGECARD 86POS .100 EYELET
    HSC50DRTF-S13 CONN EDGECARD 100PS .100 EXTEND
    LFECP20E-3FN484C IC FPGA 19.7KLUTS 484FPBGA
    HMC50DRTF-S13 CONN EDGECARD 100PS .100 EXTEND
    HSC50DREF-S13 CONN EDGECARD 100PS .100 EXTEND
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    LFEC20E-3FN672I 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 19.7K LUTs 400 IO 1. 2V -3 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    LFEC20E-3Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFEC20E-3Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFEC20E-3QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
    LFEC20E-3QN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet