Figure 3-14. sysCONFIG Master Serial Port Timing Figure 3-15. sysCONFI" />
參數(shù)資料
型號: LFEC15E-3FN484I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 124/163頁
文件大?。?/td> 0K
描述: IC FPGA 15.3KLUTS 484FPBGA
標(biāo)準(zhǔn)包裝: 60
系列: EC
邏輯元件/單元數(shù): 15400
RAM 位總計(jì): 358400
輸入/輸出數(shù): 352
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
3-27
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-14. sysCONFIG Master Serial Port Timing
Figure 3-15. sysCONFIG Slave Serial Port Timing
Figure 3-16. Power-On-Reset (POR) Timing
CCLK (output)
DIN
DOUT
t
SUMCDI
t
HMCDI
t
CODO
CCLK (input)
DIN
DOUT
t
SUSCDI
t
HSCDI
t
CODO
t
SSCL
t
SSCH
CCLK
2
DONE
VCC/VCCAUX
1
CFG[2:0]
3
t
ICFG
Valid
INITN
t
VMC
t
SUCFG
t
HCFG
1. Time taken from VCC or VCCAUX, whichever is the last to reach its VMIN.
2. Device is in a Master Mode.
3. The CFG pins are normally static (hard wired).
相關(guān)PDF資料
PDF描述
IDT72V51456L6BB IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72V51436L6BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72V51433L6BB8 IC FLOW CTRL MULTI QUEUE 256-BGA
IDT72T6360L7-5BB IC FLOW-CTRL 48BIT 7-5NS 324-BGA
LT1528CQ IC REG LDO 3.3V/ADJ 3A DDPAK-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC15E-3FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet