- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43903 > LC72140M PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | LC72140M |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| 封裝： | MFP-24 |
| 文件頁數(shù)： | 6/15頁 |
| 文件大小： | 321K |
| 代理商： | LC72140M |
LC72140, 72140M
No.4464–14/15
When unlock is detected following a channel change, PDS (the sub-charge pump) operates. The value of R1 changes to
R1M||R1S (R1S
500), as shown in Figure 14, decreasing the low-pass filter time-constant and accelerating PLL lock-
ing.
Figure 14. Charge pump connections
The local oscillator signal is divided by N. When the frequency of the divided signal is higher than the reference fre-
quency, PD0 and PD1 are HIGH, and when lower, they are LOW. Both outputs are floating when the two signals are
equal in frequency.
Pin States After Power-ON Reset
The state of the input/output ports after power-ON reset is shown in Table 16.
Table 16. Power-ON reset states
Notes
1. Phase comparator control
Modes DZA and DZB do not have insensitive bands (dead zones) and, therefore, the charge pump operates continu-
ously. Consequently, measures should be taken to ensure reference freqeuncy sidebands do not occur.
Modes DZC and DZD do have insensitive bands. Consequently, measures should be taken to ensure phase noise is not
generated.
2. FMIN, AMIN, HCTR and LCTR
These inputs should each be capacitively coupled using a 50 to 100pF capacitor. Also, these capacitors should be
mounted as close as possible to their respective inputs.
3. IF counting using HCTR or LCTR
The LC72140 and LC72140M can perform IF count tuning when connected to an SD (station detector) signal from an
IF IC. IF counting should start when the SD signal becomes active.
4. Using the general-purpose counter
In IF count mode, the IF IC’s SD (station detector) signal presence is determined by the microcontroller and if an SD
signal is present, the IF count buffer output turns ON and IF count becomes active. During auto-search in IF count
only, there is a possibility of the count stopping even when there is no station present due to the IF count buffer output
leakage.
n
i
Pe
t
a
t
s
t
e
s
e
Re
p
y
t
n
i
P
1
O
/
I1
In
i
a
r
d
-
n
e
p
O
2
O
/
I2
In
i
a
r
d
-
n
e
p
O
3
O
/
I3
In
i
a
r
d
-
n
e
p
O
4
O
/
I4
IS
O
M
C
5
O
/
I5
IS
O
M
C
6
O6
OS
O
M
C
7
O7
OS
O
M
C
6
I
/
R
T
C
H6
I
7
I
/
R
T
C
L7
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72140 | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
| LC72146 | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24 |
| LC72146V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72146M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72147V | PLL FREQUENCY SYNTHESIZER, 180 MHz, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72144M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer |
| LC72146 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72146M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72146MA-AH | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC72146MHSQR-U-TRM-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。