參數(shù)資料
型號: LC72131KM
廠商: SANYO SEMICONDUCTOR CO LTD
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20
封裝: 0.300 INCH, MFP-20
文件頁數(shù): 8/22頁
文件大?。?/td> 200K
代理商: LC72131KM
LC72714W
No.6871-16/29
Notes on Operation during Resets and in Standby Mode
Reset Signal
The reset operation is executed when the supply voltage (VDD) rises above 2.5V (2.5V in the LC72710LW) and the
RST pin input level is held at or below VIL for 300ns or longer. (See the figure below.)
When power is first applied, or when power is removed and applied again, always apply a reset before using this IC.
Pin States during Reset
Low level:CLK16 (5), DATA (6), FLOCK (7), BLOCK (8), FCK (9), BCK (10)
High level: INT (33), RDY (16), CRC4 (11), DREQ (12)
Open: D0 (17) to D15 (32), DO (36)
Reset Operating Range
The states of the output pins as the result of a reset signal are stipulated in the "Pin States during Reset" item above.
The IC internal flip-flops are all reset. While the shift registers used for delay are also reset, the memory array is not
influenced by this operation. However, since memory is not refreshed, data cannot be retained. The crystal oscillator
circuit is not stopped.
Post-Reset Data Input
After a reset operation has completed, if at least one clock cycle (about 278ns when the IC's main clock is 3.6MHz)
elapses, the register write circuit will be functional. (That is, the IC can accept data.)
Notes on Standby Mode
The IC is set to standby mode by applying a high level to the STNBY pin. Since all IC operations are stopped in this
mode, the state is essentially equivalent to removing power from the IC. (Note that after clearing standby mode,
applications must wait the oscillator stabilization time before using the IC.)
The pin output states during standby mode are the same as those states during a reset as described above. The
internal VICS registers are cleared and the status flag values are not retained.
Output Conditions for Post-Error Correction Output (Default Mode)
(1) For each block (272 bits) of received data, the IC applies (272, 190) code error correction and a layer 2 CRC
error check. After the error correction has completed, the IC prepares to transfer the data to the CPU and
outputs an interrupt signal from the INT pin. This is referred to as horizontal correction output.
(2) Note that under the default operating conditions, this interrupt signal is not output unless the corresponding
output data meets the following three conditions.
Error correction completed correctly and no errors were discovered in the layer 2 CRC check.
The data was received in both block and frame synchronization.
The data is packet data.
(3) If the data could not be corrected in horizontal correction, product code correction is performed in frame units
and a second horizontal correction operation is performed for this data that could not be corrected by the first
horizontal correction. This sequence of operations is called vertical correction.
The output conditions for data that can be acquired after vertical correction are as follows.
The data that could not be corrected by horizontal correction only, but that was corrected by vertical
correction.
The data is packet data.
Continued on next page.
RST
2.5V
VIL(0.3VDD)
VIH
300ns(min)
VDD voltage
相關(guān)PDF資料
PDF描述
LC72133V PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20
LC72133M PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20
LC7219M PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24
LC7230-8221 SPECIALTY CONSUMER CIRCUIT, PQFP80
LC7230-8272 SPECIALTY CONSUMER CIRCUIT, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC72131KMA 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer
LC72131KMA-AE 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LC72131M 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer
LC72131MDTRM 制造商:Panasonic Industrial Company 功能描述:IC
LC72132 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer