- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97997 > LC72122V (SANYO SEMICONDUCTOR CO LTD) PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | LC72122V |
| 廠商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| 封裝： | SSOP-20 |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 346K |
| 代理商： | LC72122V |
No. 6113-11/22
LC72122V
Continued from preceding page.
DO Output Data (Serial Data Output) Structure
3. OUT mode
DO Output Data
No.
Control block/data
Description
Related data
IF counter control data
IFIN pin input sensitivity control data. This data should be set to 1 in normal operation.
(11)
IFS
Setting this data to 0 switches the LC72122V to a reduced input sensitivity mode in which
the sensitivity is reduced by 10 to 30 mVrms.
Sub-charge pump control
This data controls the sub-charge pump (PDS) which is provided for fast locking.
(12)
data
By setting SUBC to 1, applications can set the sub-charge pump circuit to the operating
UL0, UL1
SUBC
state and increase the speed of frequency looking.
IC test data
IC test data
TEST 0 to TEST2
TEST0
(13)
TEST1
All three bits must be set to 0.
TEST2
All the test data is set to 0 at a power-on reset.**
(14)
DNC
Data is set to 0
No.
Control block/data
Description
Related data
I/O port data
Data latched from the states of the I/O ports, pins IO1 and IO2.
I2, I1
This data reflects the pin states, regardless of whether they are in input or output mode.
The data is latched when OUT mode is selected.
I1
← IO1 pin state
High: 1
I2
← IO2 pin state
Low: 0
PLL unlock data
Data latched from the state of the unlock detection circuit
UL
← 0: Unlocked
UL
← 1: Locked or in detection stopped mode
IF counter binary data
Data latched from the state of the IF counter, which is a 20-bit binary counter.
C19 to C0
C19
← Binary counter MSB
C0
← Binary counter LSB
(1)
(2)
(3)
IOC1,
IOC2
UL0,
UL1
CTE,
GT0,
GT1
*
Note: * Data with a value of “0”
**Note : Although the IC is initialized after power is first applied by the power on reset circuit, applications must also send a full set of data over the CCB bus
immediately after power is first applied to assure safe and stable operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72144M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72151V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30 |
| LC7216M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LCP-10G3A4EDR | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| LCP-10G3A4EDRH | FIBER OPTIC TRANSCEIVER, 840-860nm, 10312.5Mbps(Tx), 10312.5Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72122V-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack |
| LC72122V-TLM-E | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC72130 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:AM/FM PLL Frequency Synthesizer |
| LC72130-D-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack 制造商:ON Semiconductor 功能描述:FNFLD / PLL FREQUENCY SYNTHESIZER |
| LC72130-E | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。