
Timer functions
— One six-bit programmable timer
— Time base timer (for clock applications)
Standby functions
— Clock standby function (HALT mode)
The LC5852N provides a halt function that reduces
power dissipation. In halt mode, only the oscillator,
divider and LCD driver circuits operate. All other
internal operations are stopped. This mode allows
the LC5852N to easily implement a low-power
clock function.
— Full standby function (HOLD mode)
— HALT mode is cleared by two external factors and
two internal factors.
Improved I/O functions
— External interrupt pins
— Input pins that can clear HALT mode (up to 9 pins)
— Input ports with software controllable input resistors:
up to 8 pins
— Input ports with built-in floating prevention circuits:
up to 8 pins
4 pins,
25 pins
8 pins
9 pins
6 pins
— LCD drivers; common:
segment pins:
— General-purpose I/O ports:
— General-purpose inputs:
— General-purpose outputs (1):
(ALM pin, LIGHT pin)
— General-purpose outputs (2):
(when all 25 LCD segment ports are used as general-
purpose outputs)
— Pseudo-serial output port:
(Three pins: output, BUSY, clock)
25 pins
1 set
Function Overview
Program ROM: 2048
×
15 bits
On-chip RAM:
All instructions execute in a single cycle
HALT mode clear and interrupt functions
(External factors)
Changes in the S and M port input signals
Changes in the INT pin input signal
(Internal factors)
Overflow from the clock divider circuit
Timer underflow
Subroutines can be nested up to four levels (including
interrupts)
128
×
4 bits
Powerful hardware to improve processing capabilities
— On-chip segment PLA circuit and segment decoder:
The LCD driver outputs can handle LCD panel
segment display without incurring software
overhead.
— All LCD driver output pins can be switched to be
used as output ports.
— One six-bit programmable timer
— Part of the RAM area can be used as a working area.
— Built-in clock oscillator and 15-stage divider (also
used for LCD alternation signal generation)
Highly flexible LCD panel drive output pins (25)
Supported
Maximum number Required
drive types
of segments
1/3 bias—1/4 duty......100 segments ..........4 pins
1/3 bias—1/3 duty......75 segments ............3 pins
1/2 bias—1/4 duty......100 segments ..........4 pins
1/2 bias—1/3 duty......75 segments ............3 pins
1/2 bias—1/2 duty......50 segments ............2 pins
Static ..........................25 segments ............1 pin
— The LCD output pins can be converted to use as
general-purpose output pins.
CMOS type:
p-channel open drain type: 3 pins (maximum)
An oscillator appropriate for the system specifications
can be selected.
32 or 65 kHz crystal oscillator, or
400 or 800 kHz ceramic oscillator
common pins
25 pins (maximum)
Delivery formats
QIP-64A or chip product
No. 4365-2/29
LC5852N