參數(shù)資料
型號: LC5768VG-75F484I
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 56/99頁
文件大?。?/td> 0K
描述: IC XPLD 768MC 7.5NS 484FPBGA
標(biāo)準包裝: 60
系列: ispMACH™ 5000VG
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 24
宏單元數(shù): 768
輸入/輸出數(shù): 304
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
包裝: 托盤
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
2
Figure 1. ispXPLD 5000MX Block Diagram
Introduction
The ispXPLD 5000MX family represents a new class of device, referred to as the eXpanded Programmable Logic
Devices (XPLDs). These devices extend the capability of Lattice’s popular SuperWIDE ispMACH 5000 architecture
by providing flexible memory capability. The family supports single- or dual-port SRAM, FIFO, and ternary CAM
operation. Extra logic has also been included to allow efficient implementation of arithmetic functions. In addition,
sysCLOCK PLLs and sysIO interfaces provide support for the system-level needs of designers.
The devices provide designers with a convenient one-chip solution that provides logic availability at boot-up, design
security, and extreme reconfigurability. The use of advanced process technology provides industry-leading perfor-
mance with combinatorial propagation delay as low as 4.0ns, 2.8ns clock-to-out delay, 2.2ns set-up time, and oper-
ating frequency up to 300MHz. This performance is coupled with low static and dynamic power consumption. The
ispXPLD 5000MX architecture provides predictable deterministic timing.
The availability of 3.3, 2.5 and 1.8V versions of these devices along with the flexibility of the sysIO interface helps
users meet the challenge of today’s mixed voltage designs. Inputs can be safely driven up to 5.5V when an I/O
bank is configured for 3.3V operation, making this family 5V tolerant. Boundary scan testability further eases inte-
gration into today’s complex systems. A variety of density and package options increase the likelihood of a good fit
for a particular application. Table 1 shows the members of the ispXPLD 5000MX family.
Architecture
The ispXPLD 5000MX devices consist of Multi-Function Blocks (MFBs) interconnected with a Global Routing Pool.
Signals enter and leave the device via one of four sysIO banks. Figure 1 shows the block diagram of the ispXPLD
ISP Port
Global
Routing
Pool
(GRP)
sysCLOCK
PLL 0
sysCLOCK
PLL 1
sysIO
Bank 0
MFB
VCCO3
V
CC
VREF3
VREF2
VCCO2
GCLCK3
GCLK2
RESET
GOE0
GOE1
TDO
GND
TDI
TMS
TCK
PROGRAM
OSA
sysIO
Bank 1
sysIO
Bank 3
sysIO
Bank 2
MFB
OSA
VCCO0
VCCO1
VCCP
VREF0
VREF1
GCLCK0
GNDP
GCLK1
Optional
sysCONFIG
Interface
V
CCJ
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
RCM10DRSH-S288 CONN EDGECARD 20POS .156 EXTEND
TAJS334K050RNJ CAP TANT 0.33UF 50V 10% 1206
LC5768VG-5F484C IC XPLD 768MC 5NS 484FPBGA
VI-2TV-CY-F3 CONVERTER MOD DC/DC 5.8V 50W
VI-2TV-CY-F1 CONVERTER MOD DC/DC 5.8V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5768VG-75FN484I 制造商:Lattice Semiconductor Corporation 功能描述:
LC58 制造商:Microsemi Corporation 功能描述:TVS SGL UNI-DIR 58V 1.5KW 2PIN DO-13 - Bulk 制造商:Microsemi Corporation 功能描述:TVS 1500V LOW CAP DO-202AA 制造商:Microsemi Corporation 功能描述:TVS DIODE 58VWM 103VC DO202AA
LC5800 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
LC5805 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:SINGLE-CHIP 4-BIT MICROCOMPUTER WITH LCD DRIVERS
LC580Z 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:GREEN OVAL LAMP LED