- 您現在的位置：買賣IC網 > PDF目錄358735 > LA72702VA (Sanyo Electric Co.,Ltd.) Monolithic Linear IC For US TV BTSC Decoder PDF資料下載
參數資料
| 型號： | LA72702VA |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Monolithic Linear IC For US TV BTSC Decoder |
| 中文描述： | 單片線性集成電路對于美國電視BTSC解碼器 |
| 文件頁數： | 8/11頁 |
| 文件大?。?/td> | 164K |
| 代理商： | LA72702VA |
LA72702VA
No.A0645-8/11
I
2
C BUS serial interface specification
(1) Data Transfer Manual
This IC adopts control method(I
2
C-BUS) with serial data, and controlled by two terminals which called SCL(serial
clock) and SDA (serial data).At first, set up
*1
the condition of starting data transfer, and after that, input 8 bit data to
SDA terminal with synchronized SCL terminal clock. The order of transferring is first, MSB (the Most Scale of Bit),
and save the order. The 9th bit takes ACK (Acknowledge) period, during SCL terminal takes ‘H’, this IC pull down the
SDA terminal. After transferred the necessary data, two terminals lead to set up and of
*2
data transfer stop condition,
thus the transfer comes to close.
*1 Defined by SCL rise down SDA during ‘H’ period.
*2 Defined by SCL rise up SDA during ‘H’ period.
(2) Transfer Data Format
After transfer start condition, transfers slave address (1000 000*) to SDA terminal, control data, then, stop condition
(See figure 1).
Slave address is made up of 7bits, 8th bit
*3
shows the direction of transferring data, if it is ‘L’ takes write mode (As this
IC side, this is input operation mode), and in case of ‘H’ reading mode (As this IC side, this is output operation mode).
Data works with all of bit, transfer the stop condition before stop 8bit transfer, and to stop transfer, it will be canceled
the transfer dates.
*3 It is called R/W bit.
Fig.1 DATA STRUCTURE “WRITE” mode
START Condition
Slave Address
R/WL
ACK
Control data
ACK
STOP condition
Fig.2 DATA STRUCTURE “READ” mode
START condition
Output data as follows ;
bit8 is result of STERO DET (H : STEREO), bit7 is result of SAP DET (H : SAP),
bit6 to bit1 are fixed to ‘L’
Slave Address
R/WH
ACK
Internal Data *
ACK
STOP condition
(3) Initialize
This IC is initialized for circuit protection. Initial condition is “0 (All bits) ”.
相關PDF資料 |
PDF描述 |
|---|---|
| LA7270 | VHS VTR Playback Head Amplifier Recording Amplifier |
| LA7270M | VHS VTR Playback Head Amplifier Recording Amplifier |
| LA72714VA | Monolithic Linear IC For JPN TV Multi Channel Television Sound Decoder IC |
| LA7282 | VCR Audio Signal Recording /Playback Processor(VCR音頻信號錄音/重放處理器) |
| LA7285 | VCR Audio Signal Recording and Playback Processor(VCR音頻信號記錄/重放處理器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LA72703-E | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| LA72703V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Monolithic Linear IC For US TV BTSC Decoder |
| LA72703V-MPB-E | 制造商:ON Semiconductor 功能描述:US BTSC DECODET - Ammo Pack |
| LA72703V-TLM-E | 功能描述:接口—CODEC US BTSC DECODET RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| LA7270M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:VHS VTR Playback Head Amplifier Recording Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。