
Pin Assignment
MM912F634 Pin Description
MM912F634
Freescale Semiconductor
6
2.1
MM912F634 Pin Description
The following table gives a brief description of all available pins on the MM912F634 package. Refer to the highlighted chapter for
detailed information.
Table 3. MM912F634 Pin Description
Pin #
Pin Name
Formal Name
Description
1
NC
Not connected Pin
This pin is reserved for alternative function and should be left floating or connected
to GND.
2
EXTAL
MCU Oscillator Pin
EXTAL is one of the optional crystal/resonator driver and external clock pins. On
reset, all the device clocks are derived from the Internal Reference Clock. See
3
XTAL
MCU Oscillator Pin
XTAL is one of the optional crystal/resonator driver and external clock pins. On
reset, all the device clocks are derived from the Internal Reference Clock. See
4
TEST
MCU Test Pin
This input only pin is reserved for test. This pin has a pull-down device. The TEST
pin must be tied to EVSS in user mode.
5
PA5
MCU PA5 Pin
6
PA4
MCU PA4 Pin
7
PA3
MCU PA3 / SS Pin
General purpose port A input or output pin 3, shared with the SS signal of the
8
PA2
MCU PA2 / SCK Pin
General purpose port A input or output pin 2, shared with the SCLK signal of the
9
PA1
MCU PA1 / MOSI Pin
General purpose port A input or output pin 1, shared with the MOSI signal of the
10
PA0
MCU PA0 / MISO Pin
General-purpose port A input or output pin 0, shared with the MISO signal of the
11
EVSSX
MCU 5.0 V Ground Pin
Ground for the MCU 5.0 V power supply.
12
EVDDX
MCU 5.0 V Supply Pin
13
EVSS
MCU 2.5 V Ground Pin
Ground for the MCU 2.5 V power supply.
14
EVDD
MCU 2.5 V Supply Pin
15
VDD
Voltage Regulator
Output 2.5 V
+2.5 V main voltage regulator output pin. External capacitor (CVDD) needed. See
16
VDDX
Voltage Regulator Output
5.0 V
+5.0 V main voltage regulator output pin. External capacitor (CVDDX) needed. See
17
DGND
Digital Ground Pin
This pin is the device digital ground connection for the 5.0 V and 2.5 V logic. DGND,
LGND, and AGND are internally connected to PGND via a back to back diode.
18
VSENSE
Voltage Sense Pin
Battery voltage sense input. This pin can be connected directly to the battery line for
voltage measurements. The voltage present at this input is scaled down by an
internal voltage divider, and can be routed to the internal ADC via the analog
multiplexer.The pin is self-protected against reverse battery connections. An