- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9980 > KAD2710C-21Q68 (Intersil)IC ADC 10BIT 210MSPS SGL 68-QFN PDF資料下載
參數(shù)資料
| 型號： | KAD2710C-21Q68 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/16頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 210MSPS SGL 68-QFN |
| 產(chǎn)品培訓模塊： | High-Speed Analog-to-Digital Converters |
| 標準包裝： | 1 |
| 系列： | FemtoCharge™ |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 210M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 248mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 68-QFN（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，單極 |
12
FN6814.0
December 5, 2008
Functional Description
The KAD2710 is a ten bit, 275MSPS A/D converter in a
pipelined architecture. The input voltage is captured by a
sample and hold circuit and converted to a unit of charge.
Proprietary charge-domain techniques are used to compare
the input to a series of reference charges. These
comparisons determine the digital code for each input value.
The converter pipeline requires 24 sample clocks to produce
a result. Digital error correction is also applied, resulting in a
total latency of 28 clock cycles. This is evident to the user as
a latency between the start of a conversion and the data
being available on the digital outputs.
At power-up, a self-calibration is performed to minimize gain
and offset errors. The reset pin (RST) is held low internally at
power-up and will remain in that state until the calibration is
complete. The clock frequency should remain fixed during
this time.
Calibration accuracy is maintained for the sample rate at
which it is performed, and therefore should be repeated if the
clock frequency is changed by more than 10%. Recalibration
can be initiated via the RST pin, or power cycling, at any
time.
Reset
Recalibration of the ADC can be initiated at any time by
driving the RST pin low for a minimum of one clock cycle. An
open-drain driver is recommended.
The calibration sequence is initiated on the rising edge of
RST, as shown in Figure 21. The over-range output (OR) is
set high once RST is pulled low, and remains in that state
until calibration is complete. The OR output returns to
normal operation at that time, so it is important that the
analog input be within the converter’s full-scale range in
order to observe the transition. If the input is in an
over-range state the OR pin will stay high and it will not be
possible to detect the end of the calibration cycle.
While RST is low, the output clock (CLKOUT) stops toggling
and is set low. Normal operation of the output clock resumes
at the next input clock edge (CLKP/CLKN) after RST is
deasserted. At 275MSPS the nominal calibration time is
~240ms.
Voltage Reference
The VREF pin is the reference voltage which sets the full-
scale input voltage for the chip. This pin requires a bypass
capacitor of 0.1uF at a minimum. The internally generated
bandgap reference voltage is provided by an on-chip voltage
buffer.buffer can sink or source up to 50A externally.
An external voltage may be applied to this pin to provide a
more accurate reference than the internally generated
bandgap voltage, or to match the full-scale reference for
multiple KAD2710C chips.One option in the latter
configuration is to use one KAD2710C's internally generated
reference as the external reference voltage for the other
chips in the system. Additionally, an externally provided
reference can be changed from the nominal value to adjust
the full-scale input voltage within a limited range.
To select whether the full-scale reference is internally
generated or externally provided, the digital input VREFSEL
is set low for internal, or high for external.This pin has
internal pull-up.use the internally generated reference
VREFSEL can be tied directly to AVSS, and to use an
external reference VREFSEL can be left unconnected.
Analog Input
The ADC core contains a fully differential input (INP/INN) to
the sample and hold circuit. The ideal full-scale input voltage
is 1.50V, centered at the VCM voltage of 0.86V as shown in
Figure 22.
Best performance is obtained when the analog inputs are
driven differentially. The common-mode output voltage,
VCM, should be used to properly bias the inputs as shown in
noise and distortion performance for wideband and/or high
intermediate frequency (IF) inputs. Two different transformer
FIGURE 21. CALIBRATION TIMING
CLKP
CLKN
CLKOUTP
RST
ORP
Calibration Begins
Calibration Complete
Calibration Time
FIGURE 22. ANALOG INPUT RANGE
1.0
1.8
0.6
0.2
1.4
INP
INN
VCM
0.86V
0.75V
-0.75V
V
t
KAD2710C
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B12-MW-F4 | CONVERTER MOD DC/DC 15V 100W |
| VI-2NF-MY | CONVERTER MOD DC/DC 72V 50W |
| VI-2NF-IU-F3 | CONVERTER MOD DC/DC 72V 200W |
| IDT7207L15PDG | IC FIFO 16384X18 15NS 28DIP |
| IDT7207L15P | IC FIFO 16384X18 15NS 28DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KAD2710C-27Q68 | 功能描述:IC ADC 10BIT 275MSPS PAR 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| KAD2710L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit, 275MSPS Analog-to-Digital Converter |
| KAD2710L-10Q68 | 功能描述:IC ADC 10BIT 105MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
| KAD2710L-17Q68 | 功能描述:IC ADC 10BIT 170MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 位數(shù):10 采樣率（每秒）:357k 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:830µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:剪切帶 (CT) 輸入數(shù)目和類型:2 個單端，單極；2 個單端，雙極；1 個差分，單極；1 個差分，雙極 產(chǎn)品目錄頁面:1396 (CN2011-ZH PDF) 其它名稱:MAX1395ETB+TCT |
| KAD2710L-21Q68 | 功能描述:IC ADC 10BIT 210MSPS SGL 68-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:FemtoCharge™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。