- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296260 > K8S5515ETC-SC1E0 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 PDF資料下載
參數(shù)資料
| 型號： | K8S5515ETC-SC1E0 |
| 元件分類： | PROM |
| 英文描述： | 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 |
| 封裝： | 7.70 X 6.20 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 |
| 文件頁數(shù)： | 15/65頁 |
| 文件大?。?/td> | 1196K |
| 代理商： | K8S5515ETC-SC1E0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
- 22 -
K8S5615ETC
datasheet NOR FLASH MEMORY
Rev. 1.0
10.0 FLASH MEMORY STATUS FLAGS
The K8S(54/55/56/57)15E has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must
include bank address being executed internal routine operation. The status is indicated by raising the device status flag via corresponding DQ pins. The
status data can be read during burst read mode by using AVD signal with a bank address. That means status read is supported in synchronous mode. If
status read is performed, the data provided in the burst read is identical to the data in the initial access. To initiate the synchronous read again, a new
address and AVD pulse is needed after the host has completed status reads or the device has completed the program or erase operation. The corre-
sponding DQ pins are DQ7, DQ6, DQ5, DQ3, DQ2 and DQ1.
[Table 14] Hardware Sequence Flags
NOTE :
1) DQ2 will toggle when the device performs successive read operations from the erase/program suspended block.
2) If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.
3) Note that DQ7 during Write-to-Buffer-Programming indicates the data-bar for DQ7 data for the last loaded write-buffer address location.
DQ7 : Data Polling
When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the
Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts
to read the block being erased or bank contains the block, DQ7 will be low. If the device is placed in the Erase/Program Suspend Mode, the status can be
detected via the DQ7 pin. If the system tries to read an address which belongs to a block that is being erase suspended, DQ7 will be high. And, if the sys-
tem tries to read an address which belongs to a block that is being program suspended, the output will be the true data of DQ7 itself. If a non-erase-sus-
pended or non-program-suspended block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected
block, DQ7 outputs complements the data for approximately 2us and the device then returns to the Read Mode without changing data in the block. If an
attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100us and the device then returns to the Read Mode without
erasing the data in the block.
DQ6 : Toggle Bit
Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling
DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase/Program Suspend Mode, an attempt to read an address that
belongs to a block that is being erased or programmed will produce a high output of DQ6. If an address belongs to a block that is not being erased or pro-
grammed, toggling is halted and valid data is produced at DQ6. If an attempt is made to program a protected block, DQ6 toggles for approximately 2us
and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for
approximately 100
μs and the device then returns to the Read Mode without erasing the data in the block. #OE or #CE should be toggled in each toggle
bit status read.
Status
DQ7
DQ6
DQ5
DQ3
DQ2
DQ1
In Progress
Programming
DQ7
Toggle
0
1
0
Block Erase or Chip Erase
0
Toggle
0
1
Toggle
0
Erase Suspend Read
Erase Suspended
Block
110
0
Toggle1)
0
Erase Suspend Read
Non-Erase Sus-
pended Block
Data
Erase Suspend
Program
Non-Erase Sus-
pended Block
DQ7
Toggle
0
1
0
Program Suspend Read
Program Suspended
Block
DQ7
1
0
Toggle1)
0
Program Suspend Read
Non- program
Suspended Block
Data
Exceeded
Time Limits
Programming
DQ7
Toggle
1
0
No Toggle
0
Block Erase or Chip Erase
0
Toggle
1
(NOTE 2)
0
Erase Suspend Program
DQ7
Toggle
1
0
No Toggle
0
Write-to-
Buffer3)
BUSY state
DQ7
Toggle
0
No Toggle
0
Exceeded Timing Limits
DQ7
Toggle
1
0
No Toggle
0
ABORT State
DQ7
Toggle
0
No Toggle
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K9E2G08U0M-YIB00 | 256M X 8 FLASH 2.7V PROM, 30 ns, PDSO48 |
| KA-59-281 | TNC CONNECTOR, PLUG |
| KA-91-02 | RF STRAIGHT ADAPTER |
| KA-91-16 | RF TEE ADAPTER |
| KA-99-24 | RF STRAIGHT ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K8S5615ETC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mb C-die NOR Flash |
| K8S6415EBB-DC7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-DE7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FC7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
| K8S6415EBB-FE7C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M Bit (4M x16) Muxed Burst , Multi Bank NOR Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。