- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299245 > K4S281632D-TP7C 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | K4S281632D-TP7C |
| 元件分類： | DRAM |
| 英文描述： | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 80K |
| 代理商： | K4S281632D-TP7C |
CMOS SDRAM
K4S281632D
Rev. 0.1 Sept. 2001
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
WE
CAS
RAS
CS
BA0
BA1
A10/AP
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
PIN CONFIGURATION (Top view)
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
N.C/RFU
UDQM
CLK
CKE
N.C
A11
A9
A8
A7
A6
A5
A4
VSS
54Pin TSOP (II)
(400mil x 875mil)
(0.8 mm Pin pitch)
PIN FUNCTION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA8
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
L(U)DQM
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when L(U)DQM active.
DQ0 ~ 15
Data input/output
Data inputs/outputs are multiplexed on the same pins.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.
VDDQ/VSSQ
Data output power/ground
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
N.C/RFU
No connection
/reserved for future use
This pin is recommended to be left No Connection on the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K50-3C0E35.3280MR | CRYSTAL OSCILLATOR, CLOCK, 35.328 MHz, CMOS OUTPUT |
| K50-3C1E27.0000MR | CRYSTAL OSCILLATOR, CLOCK, 27 MHz, CMOS OUTPUT |
| K50-3C1E53.125MR | CRYSTAL OSCILLATOR, CLOCK, 53.125 MHz, CMOS OUTPUT |
| K50-3C0E32MR | CRYSTAL OSCILLATOR, CLOCK, 32 MHz, CMOS OUTPUT |
| K50-3C1SE24MR | CRYSTAL OSCILLATOR, CLOCK, 24 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S281632E-TC60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
| K4S281632ETC75 | 制造商:Samsung Semiconductor 功能描述: |
| K4S281632E-TC75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
| K4S281632ETC75000 FAB | 制造商:Custownprod 功能描述: |
| K4S281632E-TL60 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mb E-die SDRAM Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。