參數(shù)資料
型號(hào): ISPLSI3256E-100LQ
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: In-System Programmable High Density PLD
中文描述: EE PLD, 10 ns, PQFP304
封裝: PLASTIC, QFP-304
文件頁(yè)數(shù): 9/15頁(yè)
文件大?。?/td> 159K
代理商: ISPLSI3256E-100LQ
Specifications
ispLSI 3256E
9
ispLSI 3256E Timing Model
Note: Calculations are based upon timing specifications for the ispLSI 3256E-100L.
GLB Reg
Delay
I/O Pin
(Output)
ORP
Delay
Feedback
4 PT Bypass
#32
20 PT
XOR Delays
Control
PTs
#41 - 43
Input
Register
RST
I/O Pin
(Input)
Y0,1,2
Y3,4
D
Q
GRP
#30
GLB Reg Bypass
#36
ORP Bypass
#45
D
Q
RST
RE
OE
CK
I/O Reg Bypass
#24
I/O Cell
ORP
GLB
GRP
I/O Cell
#25 - 29
#31
#33 - 35
#50
#53
#54
#44
Reset
#51
#52
#52
#37 - 40
#48, 49
#46, 47
GOE0,1
TOE
0902/3256E
Derivations of
t
su,
t
h and
t
co from the Product Term Clock
1
=
=
=
=
(2.4 + 2.3 + 4.1) + (0.3) - (2.4 + 2.3 + 3.0)
1.4 ns
t
su
Logic + Reg su - Clock (min)
(
t
iobp +
t
grp +
t
20ptxor) + (
t
gsu) - (
t
iobp +
t
grp +
t
ptck(min))
(#24+ #30+ #34) + (#37) - (#24+ #30+ #43)
=
=
=
=
t
h
Clock (max) + Reg h - Logic
(
t
iobp +
t
grp +
t
ptck(max)) + (
t
gh) - (
t
iobp +
t
grp +
t
20ptxor)
(#24+ #30+ #43) + (#38) - (#24+ #30+ #34)
(2.4 + 2.3 + 3.6) + (5.0) - (2.4 + 2.3 + 4.1)
4.5 ns
=
=
=
=
t
co
Clock (max) + Reg co + Output
(
t
iobp +
t
grp +
t
ptck(max)) + (
t
gco) + (
t
orp +
t
ob)
(#24 + #30 + #43) + (#39) + (#44 + #46)
(2.4 + 2.3 + 3.6) + (1.6) + (1.2 + 2.6)
13.7 ns
Table 2- 0042-3256E
相關(guān)PDF資料
PDF描述
ISPLSI3448 In-System Programmable High Density PLD
ISPLSI5128VE In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5128VE-80LT128I In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5128VE-100LT128 In-System Programmable 3.3V SuperWIDE High Density PLD
ISPLSI5128VE-100LT128I In-System Programmable 3.3V SuperWIDE High Density PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI3256E-70LB320 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI-3256E-70LQ 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI3256E-70LQ 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE HIGH DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI3256E-70LQA 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI3320-100LQ 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: