參數(shù)資料
型號(hào): ISPLSI2128E-180LT176
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: In-System Programmable SuperFAST⑩ High Density PLD
中文描述: EE PLD, 7.5 ns, PQFP176
封裝: TQFP-176
文件頁(yè)數(shù): 6/11頁(yè)
文件大?。?/td> 142K
代理商: ISPLSI2128E-180LT176
Specifications
ispLSI 2128E
6
Internal Timing Parameters
1
Over Recommended Operating Conditions
t
io
t
din
GRP
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Table 2-0036A/2128E
Inputs
UNITS
-135
MIN. MAX.
DESCRIPTION
#
2
PARAMETER
20 Input Buffer Delay
21 Dedicated Input Delay
0.5
1.7
ns
ns
t
grp
GLB
t
4ptbpc
t
4ptbpr
22 GRP Delay
1.2
ns
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
Outputs
25 1 Product Term/XOR Path Delay
26 20 Product Term/XOR Path Delay
27 XOR Adjacent Path Delay
28 GLB Register Bypass Delay
5.2
5.2
5.2
0.5
ns
ns
ns
ns
29 GLB Register Setup Time before Clock
30 GLB Register Hold Time after Clock
0.7
4.3
ns
ns
31 GLB Register Clock to Output Delay
0.3
ns
3
32 GLB Register Reset to Output Delay
33 GLB Product Term Reset to Register Delay
34 GLB Product Term Output Enable to I/O Cell Delay
35 GLB Product Term Clock Delay
1.1
6.0
6.9
5.5
ns
ns
ns
ns
2.5
t
ob
t
sl
t
oen
t
odis
t
goe
Clocks
38 Output Buffer Delay
39 Output Slew Limited Delay Adder
1.6
1.5
ns
ns
23 4 Product Term Bypass Path Delay (Combinatorial)
24 4 Product Term Bypass Path Delay (Registered)
3.7
4.2
ns
ns
36 ORP Delay
37 ORP Bypass Delay
1.0
0.5
ns
ns
40 I/O Cell OE to Output Enabled
41 I/O Cell OE to Output Disabled
42 Global Output Enable
3.4
3.4
3.6
ns
ns
ns
t
gy0
t
gy1/2
Global Reset
43 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)
44 Clock Delay, Y1 or Y2 to Global GLB Clock Line
1.6
1.6
ns
ns
1.8
1.8
t
gr
45 Global Reset to GLB
6.3
ns
-180
MIN. MAX.
0.5
1.1
0.6
3.9
3.9
3.9
0.0
1.9
2.9
0.7
3.3
0.3
0.6
4.8
5.9
4.0
1.0
0.9
0.4
1.6
1.5
3.0
3.0
2.0
0.7
0.9
0.7
0.9
4.4
-100
MIN. MAX.
0.5
2.2
1.7
6.8
7.3
8.0
0.5
5.8
5.8
1.2
4.0
0.3
1.3
6.1
8.6
7.1
4.1
1.4
0.4
1.6
10.0
4.2
4.2
4.8
2.7
2.7
2.7
2.7
9.2
相關(guān)PDF資料
PDF描述
ISPLSI2128V-80LT176 3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84 3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84I 3.3V High Density Programmable Logic
ISPLSI2128V-60LT100 3.3V High Density Programmable Logic
ISPLSI2128V-80LT176I 3.3V High Density Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI2128V 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic
ISPLSI2128V-60LQ160 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic
ISPLSI2128V-60LQ160I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic