- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384541 > ISPLSI2128E-135LT176 (LATTICE SEMICONDUCTOR CORP) In-System Programmable SuperFAST⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號： | ISPLSI2128E-135LT176 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | In-System Programmable SuperFAST⑩ High Density PLD |
| 中文描述： | EE PLD, 10 ns, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁數(shù)： | 5/11頁 |
| 文件大小： | 142K |
| 代理商： | ISPLSI2128E-135LT176 |
Specifications
ispLSI 2128E
5
t
pd1
t
pd2
f
max
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
ptoeen
t
ptoedis
t
goeen
t
goedis
t
wh
t
wl
UNITS
-180
MIN.
–
–
180
TEST
COND.
1. Unless noted otherwise, all parameters use a GRP load of four GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.
Table 2-0030A/2128E
1
1
( )
-135
MIN.
–
–
135
MAX.
5.0
7.5
MAX.
7.5
10.0
DESCRIPTION
#
2
4
PARAMETER
A
A
A
1
2
3
Data Prop Delay, 4PT Bypass, ORP Bypass
Data Prop Delay
Clk Freq with Internal Feedback
3
ns
ns
MHz
–
–
–
–
–
A
–
4
5
6
7
8
Clk Freq with External Feedback
Clk Frequency, Max. Toggle
GLB Reg Setup Time before Clk, 4 PT Bypass
GLB Reg Clk to Output Delay, ORP Bypass
GLB Reg Hold Time after Clk, 4 PT Bypass
–
–
–
–
–
–
MHz
MHz
ns
ns
ns
–
–
0.0
–
–
–
–
A
–
B
C
B
C
9
GLB Reg Setup Time before Clk
10 GLB Reg Clk to Output Delay
11 GLB Reg Hold Time after Clk
12 External Reset Pin to Output Delay
13 External Reset Pulse Duration
14 Input to Output Enable
15 Input to Output Disable
16 Global OE Output Enable
17 Global OE Output Disable
5.0
–
0.0
–
4.0
–
–
–
–
–
ns
ns
ns
ns
ns
ns
ns
ns
ns
–
–
–
–
–
–
–
–
–
–
18 External Synch Clk Pulse Duration, High
19 External Synch Clk Pulse Duration, Low
2.5
2.5
–
–
–
–
ns
ns
125
200
4.0
3.0
–
–
3.5
–
7.0
–
10.0
10.0
5.0
5.0
100
143
5.0
0.0
6.0
0.0
5.0
3.5
3.5
4.0
4.5
10.0
12.0
12.0
7.0
7.0
-100
MIN. MAX.
–
–
100
10.0
13.0
–
–
–
–
–
0.0
8.0
–
0.0
–
6.5
–
–
–
–
5.0
5.0
–
–
77.0
100
6.5
5.0
–
–
6.0
–
13.5
–
15.0
15.0
9.0
9.0
External Timing Parameters
Over Recommended Operating Conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI2128E-180LT176 | In-System Programmable SuperFAST⑩ High Density PLD |
| ISPLSI2128V-80LT176 | 3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84 | 3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84I | 3.3V High Density Programmable Logic |
| ISPLSI2128V-60LT100 | 3.3V High Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI2128E-165LT176 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| ISPLSI2128E-180LT176 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI2128V | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
| ISPLSI2128V-60LJ84I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V High Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。