參數(shù)資料
型號: ISPLSI2064VL-135LB100
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 2.5V In-System Programmable SuperFAST⑩ High Density PLD
中文描述: EE PLD, 10 ns, PBGA100
封裝: CABGA-100
文件頁數(shù): 6/14頁
文件大?。?/td> 188K
代理商: ISPLSI2064VL-135LB100
6
Specifications
ispLSI 2064VL
Internal Timing Parameters
1
Over Recommended Operating Conditions
t
io
t
din
GRP
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Table 2-0036/2064VL
Inputs
UNITS
-135
-165
MIN.
-100
MIN.
MAX.
MIN. MAX.
MAX.
DESCRIPTION
#
2
PARAMETER
20 Input Buffer Delay
21 Dedicated Input Delay
ns
ns
t
grp
GLB
t
4ptbpc
t
4ptbpr
22 GRP Delay
ns
t
1ptxor
t
20ptxor
t
xoradj
t
gbp
t
gsu
t
gh
t
gco
t
gro
t
ptre
t
ptoe
t
ptck
ORP
t
orp
t
orpbp
Outputs
25 1 Product Term/XOR Path Delay
26 20 Product Term/XOR Path Delay
27 XOR Adjacent Path Delay
28 GLB Register Bypass Delay
ns
ns
ns
ns
29 GLB Register Setup Time before Clock
30 GLB Register Hold Time after Clock
ns
ns
31 GLB Register Clock to Output Delay
ns
3
32 GLB Register Reset to Output Delay
33 GLB Product Term Reset to Register Delay
34 GLB Product Term Output Enable to I/O Cell Delay
35 GLB Product Term Clock Delay
ns
ns
ns
ns
t
ob
t
sl
t
oen
t
odis
t
goe
Clocks
38 Output Buffer Delay
39 Output Slew Limited Delay Adder
40 I/O Cell OE to Output Enabled
41 I/O Cell OE to Output Disabled
42 Global Output Enable
ns
ns
ns
ns
ns
23 4 Product Term Bypass Path Delay (Combinatorial)
24 4 Product Term Bypass Path Delay (Registered)
ns
ns
36 ORP Delay
37 ORP Bypass Delay
ns
ns
t
gy0
t
gy1/2
Global Reset
43 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)
44 Clock Delay, Y1 or Y2 to Global GLB Clock Line
ns
ns
t
gr
45 Global Reset to GLB
0.5
1.6
1.1
3.4
3.4
3.4
0.0
0.3
0.6
4.8
4.9
4.1
1.6
2.0
3.5
3.5
2.5
1.9
2.4
1.4
0.4
1.7
1.9
3.4
1.2
2.3
1.1
1.7
1.9
1.0
2.2
1.2
4.2
4.2
4.2
0.5
0.3
1.1
6.6
5.8
4.5
1.6
2.0
4.0
4.0
3.0
3.2
3.2
1.5
0.5
2.1
2.3
4.8
1.7
3.3
2.1
2.1
2.3
0.9
2.7
1.8
6.2
6.2
6.2
1.0
0.3
4.3
8.9
7.4
4.8
1.6
2.0
4.9
4.9
4.1
5.2
4.7
1.5
0.5
2.6
2.8
7.1
1.7
4.8
2.8
2.6
2.8
ns
相關(guān)PDF資料
PDF描述
ISPLSI2064VL-135LJ44 Linear Motion Control; Series:LCL; Track Resistance:5kohm; Resistance Tolerance:+/-20%; Power Rating:2W; Operating Temperature Range:-30 C to +105 C; Resistor Element Material:Conductive Plastic RoHS Compliant: Yes
ISPLSI2064VL-135LT100 Turns Counting Dial; Number of Turns:10; Knob/Dial Style:Round Skirted With Indicator Line; Body Material:Aluminum; Shaft Size:1/4; Color:Satin RoHS Compliant: Yes
ISPLSI2064VL-135LT100I 2.5V In-System Programmable SuperFAST⑩ High Density PLD
ISPLSI2096E-135LQ128 In-System Programmable SuperFAST⑩ High Density PLD
ISPLSI2096E-135LT128 In-System Programmable SuperFAST⑩ High Density PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ispLSI2064VL-135LJ44 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ispLSI2064VL-135LT100 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述:
ispLSI2064VL-135LT100I 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ispLSI2064VL-135LT44 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ispLSI2064VL-135LT44I 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100