參數(shù)資料
型號: ISPLSI2064VL-100LJ44
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: 2.5V In-System Programmable SuperFAST⑩ High Density PLD
中文描述: EE PLD, 13 ns, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 9/14頁
文件大?。?/td> 188K
代理商: ISPLSI2064VL-100LJ44
9
Specifications
ispLSI 2064VL
32-I/O Signal Descriptions
GOE 0/IN 3
This pin performs one of two functions. It can be programmed to function as a Global Output Enable
pin or a Dedicated Input pin.
This pin performs one of two functions. It can be programmed to function as a Global Output Enable or
a Dedicated Clock input. This clock input is connected to one of the clock inputs of all GLBs on the
device.
This pin performs two functions: (1) Dedicated clock input. This clock input is brought into the Clock
Distribution Network and can optionally be routed to any GLB and/or I/O cell on the device. (2) Active
Low (0) Reset pin which resets all of the registers in the device.
Input
Dedicated in-system programming Boundary Scan Enable input pin. This pin is brought low to
enable the programming mode. The TMS, TDI, TDO and TCK controls become active.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as an input pin to load
programming data into the device. TDI/IN0 is also used as one of the two control pins for the ISP State
Machine. When
BSCAN
is high, it functions as a dedicated input pin.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as a pin to control the
operation of the ISP State Machine. When
BSCAN
is high, it functions as a dedicated input pin.
Output/Input
This pin performs two functions. When
BSCAN
is logic low, it functions as an output pin
pin to read serial shift register data. When
BSCAN
is high, it functions as a dedicated input pin.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as a clock pin for the
Serial Shift Register. When
BSCAN
is high, it functions as a dedicated clock input. This clock input is
brought into the Clock Distribution Network and can optionally be routed to any GLB and/or I/O cell on
the device.
Ground (GND)
Vcc
No Connect
Input/Output pins
These are the general purpose I/O pins used by the logic array.
GOE 1/Y0
RESET
/Y1
BSCAN
TDI/IN 0
TMS/IN 2
TDO/IN 1
TCK/Y2
GND
VCC
NC
1
I/O
64-I/O Signal Descriptions
RESET
GOE 0, GOE1
Y0, Y1, Y2
Active Low (0) Reset pin resets all the registers in the device.
Global Output Enable input pins.
Dedicated Clock Input
These clock inputs are connected to one of the clock inputs of all the GLBs in
the device.
Input
Dedicated in-system programming Boundary Scan enable input pin. This pin is brought low to
enable the programming mode. The TMS, TDI, TDO and TCK controls become active.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as an input pin to load
programming data into the device. When
BSCAN
is high, it functions as a dedicated input pin.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as a clock pin for the
Boundary Scan state machine. When
BSCAN
is high, it functions as a dedicated input pin.
Input
This pin performs two functions. When
BSCAN
is logic low, it functions as a mode control pin for
the Boundary Scan state machine. When
BSCAN
is high, it functions as a dedicated input pin.
Output/Input
This pin performs two functions. When
BSCAN
is logic low, it functions as an output pin
to read serial shift register data. When
BSCAN
is high, it functions as a dedicated input pin.
Ground (GND)
Vcc
No Connect
Input/Output Pins
These are the general purpose I/O pins used by the logic array.
1. NC pins are not to be connected to any active signals, VCC or GND.
BSCAN
TDI/IN 0
TCK/IN 3
TMS/IN 1
TDO/IN 2
GND
VCC
NC
1
I/O
Signal Name Description
Signal Name Description
1. NC pins are not to be connected to any active signals, VCC or GND.
相關(guān)PDF資料
PDF描述
ISPLSI2064VL-100LT100 2.5V In-System Programmable SuperFAST⑩ High Density PLD
ISPLSI2064VL-100LT44 2.5V In-System Programmable SuperFAST⑩ High Density PLD
ISPLSI2064VL-135LB100 2.5V In-System Programmable SuperFAST⑩ High Density PLD
ISPLSI2064VL-135LJ44 Linear Motion Control; Series:LCL; Track Resistance:5kohm; Resistance Tolerance:+/-20%; Power Rating:2W; Operating Temperature Range:-30 C to +105 C; Resistor Element Material:Conductive Plastic RoHS Compliant: Yes
ISPLSI2064VL-135LT100 Turns Counting Dial; Number of Turns:10; Knob/Dial Style:Round Skirted With Indicator Line; Body Material:Aluminum; Shaft Size:1/4; Color:Satin RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI2064VL-100LT100 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI-2064VL-100LT44 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ispLSI2064VL-100LT44 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI2064VL-135LB100 制造商:Rochester Electronics LLC 功能描述:- Bulk
ispLSI2064VL-135LJ44 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100