- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384541 > ISPLSI2064VL-100LB100 (LATTICE SEMICONDUCTOR CORP) 2.5V In-System Programmable SuperFAST⑩ High Density PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPLSI2064VL-100LB100 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 中文描述： | EE PLD, 13 ns, PBGA100 |
| 封裝： | CABGA-100 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大小： | 188K |
| 代理商： | ISPLSI2064VL-100LB100 |
2
Specifications
ispLSI 2064VL
Functional Block Diagram
Figure 1. ispLSI 2064VL Functional Block Diagram (64-I/O and 32-I/O Versions)
The 64-I/O 2064VL contains 64 I/O cells, while the 32-
I/O version contains 32 I/O cells. Each I/O cell is directly
connected to an I/O pin and can be individually pro-
grammed to be a combinatorial input, output or
bi-directional I/O pin with 3-state control and the output
drivers can source 4 mA or sink 8 mA. Each output can
be programmed independently for fast or slow output
slew rate to minimize overall output switching noise.
Device pins can be safely driven to 3.3V signal levels to
support mixed-voltage systems.
Eight GLBs, 32 or 16 I/O cells, two dedicated inputs and
two or one ORPs are connected together to make a
Megablock (see Figure 1). The outputs of the eight GLBs
are connected to a set of 32 or 16 universal I/O cells by
two or one ORPs. Each ispLSI 2064VL device contains
two Megablocks.
The GRP has as its inputs, the outputs from all of the
GLBs and all of the inputs from the bi-directional I/O cells.
All of these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI 2064VL device are selected using
the dedicated clock pins. Three dedicated clock pins (Y0,
Y1, Y2) or an asynchronous clock can be selected on a
TDO/IN 2
Global Routing Pool
(GRP)
A0
A1
A3
I
O
B3
B2
B1
B0
I
O
A2
C
C
C
G
I/O 0
I/O 1
I/O 2
I/O 3
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 47
I/O 46
I/O 45
I/O 44
I/O 43
I/O 42
I/O 41
I/O 40
I/O 39
I/O 38
I/O 37
I/O 36
I/O 35
I/O 34
I/O 33
I/O 32
TDI/IN 0
TMS/IN 1
I/O 4
I/O 5
BSCAN
RESET
0139B/2064VL
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Input Bus
Output Routing Pool (ORP)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Y
Y
Y
I
Output Routing Pool (ORP)
Megablock
Input Bus
A4
A5
A6
A7
B7
B6
B5
B4
G
TCK/IN 3
Generic Logic
Blocks (GLBs)
GLB basis. The asynchronous or Product Term clock can
be generated in any GLB for its own clock.
Programmable Open-Drain Outputs
In addition to the standard output configuration, the
outputs of the ispLSI 2064VL are individually program-
mable, either as a standard totem-pole output or an
open-drain output. The totem-pole output drives the
specified Voh and Vol levels, whereas the open-drain
output drives only the specified Vol. The Voh level on the
open-drain output depends on the external loading and
pull-up. This output configuration is controlled by a pro-
grammable fuse. The default configuration is totem-pole
configuration. The open-drain/totem-pole option is se-
lectable through the ispDesignEXPERT software tools.
TMS/IN 2
Global Routing Pool
(GRP)
A0
A1
A3
I
O
B3
B2
B1
B0
O
A2
C
C
C
I/O 0
I/O 1
I/O 2
I/O 3
I/O 6
I/O 7
I
I
I
I
I
I
I
I
I/O 23
I/O 22
I/O 21
I/O 20
I/O 19
I/O 18
I/O 17
I/O 16
TDI/IN 0
TDO/IN 1
I/O 4
I/O 5
BSCAN
0139B/2064VL.32IO
I
I
I
I
I
I
I
I
Input Bus
Output Routing Pool (ORP)
G
R
/
T
Output Routing Pool (ORP)
Megablock
Input Bus
A4
A5
A6
A7
B7
B6
B5
B4
GOE0/IN 3
Generic Logic
Blocks (GLBs)
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI2064VL-135LT44I | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| ISPLSI2064VL-165LB100 | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| ISPLSI2064VL-165LJ44 | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| ISPLSI2064VL-165LT100 | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| ISPLSI2064VL-165LT44 | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispLSI2064VL-100LJ44 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI2064VL-100LT100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPLSI-2064VL-100LT44 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
| ispLSI2064VL-100LT44 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000B RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI2064VL-135LB100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。