參數(shù)資料
型號(hào): ISPLSI1032E-90LT
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: In-System Programmable High Density PLD
中文描述: EE PLD, 12.5 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 9/16頁(yè)
文件大小: 164K
代理商: ISPLSI1032E-90LT
9
Specifications
ispLSI 1032E
USEispLS 1032EAFORNEWDESGNS
Internal Timing Parameters
1
t
ob
t
sl
1. Internal Timing Parameters are not tested and are for reference only.
Table 2-0037A/1032E
Outputs
UNITS
-100
MIN.
MIN.
MAX.
MAX.
DESCRIPTION
#
PARAM.
49 Output Buffer Delay
50 Output Buffer Delay, Slew Limited Adder
ns
ns
t
oen
t
odis
t
goe
51 I/O Cell OE to Output Enabled
52 I/O Cell OE to Output Disabled
53 Global OE
ns
ns
ns
t
gy0
t
gy1/2
t
gcp
t
ioy2/3
t
iocp
54 Clk Delay, Y0 to Global GLB Clk Line (Ref. clk)
ns
Global Reset
t
gr
Clocks
59 Global Reset to GLB and I/O Registers
ns
55 Clk Delay, Y1 or Y2 to Global GLB Clk Line
56 Clk Delay, Clock GLB to Global GLB Clk Line
57 Clk Delay, Y2 or Y3 to I/O Cell Global Clk Line
58 Clk Delay, Clk GLB to I/O Cell Global Clk Line
ns
ns
ns
ns
-125
1.5
1.5
0.8
0.0
0.8
2.0
10.0
5.1
5.1
3.9
1.5
4.3
1.5
1.8
0.0
1.8
1.4
1.4
0.8
0.0
0.8
1.3
9.9
4.3
4.3
2.7
1.4
2.8
1.4
1.8
0.0
1.8
相關(guān)PDF資料
PDF描述
ISPLSI1032E-90LT High-Density Programmable Logic
ISPLSI1032E-100LT In-System Programmable High Density PLD
ISPLSI1032E-100LJ High-Density Programmable Logic
ISPLSI1032E-100LT High-Density Programmable Logic
ISPLSI1032E-70LT High-Density Programmable Logic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI1032E90LTI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032E90LTN 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032E90LTNI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032EA 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032EA-100 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD