Specifications ispLSI 5512VE 5 Figure 2. ispLSI 5512VE Block Diagram (256 I/O Version) -- Continued 32 16 I/O 160 PT 160 32 D Q 32 16 I/O 68 DQ" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ISPLSI 5512VE-125LB388
寤犲晢锛� Lattice Semiconductor Corporation
鏂囦欢闋佹暩(sh霉)锛� 21/25闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC PLD ISP 256I/O 7.5NS 388BGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 24
绯诲垪锛� ispLSI® 5000VE
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏�(n猫i)鍙法绋�
鏈€澶у欢閬叉檪(sh铆)闁� tpd(1)锛� 7.5ns
闆诲闆绘簮 - 鍏�(n猫i)閮細 3 V ~ 3.6 V
閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩細 16
瀹忓柈鍏冩暩(sh霉)锛� 512
闁€鏁�(sh霉)锛� 24000
杓稿叆/杓稿嚭鏁�(sh霉)锛� 256
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 388-BBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 388-BGA锛�35x35锛�
鍖呰锛� 鎵樼洡
鍏跺畠鍚嶇ū锛� ISPLSI5512VE-125LB388
Specifications ispLSI 5512VE
5
Figure 2. ispLSI 5512VE Block Diagram (256 I/O Version) -- Continued
32
16
I/O
160
PT
160
32
D
Q
32
16
I/O
68
DQ
160
68
160
PT
32
16
I/O
160
PT
160
32
D
Q
32
16
I/O
68
DQ
160
68
160
PT
32
16
32
16
I/O
160
PT
160
32
D
Q
32
16
I/O
68
DQ
160
68
160
PT
32
16
32
16
I/O
160
PT
160
32
D
Q
32
16
I/O
68
DQ
160
68
160
PT
32
16
32
16
32
16
32
16
3
PT
3
PT
3
PT
3
PT
3
PT
3
PT
3
PT
3
PT
3
768
Continued on Previous Page
GLB0
GLB1
GLB2
GLB3
GLB15
GLB14
GLB13
GLB12
IO0/TOE
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-B74-CW-B1 CONVERTER MOD DC/DC 48V 100W
VI-21Y-CX-F2 CONVERTER MOD DC/DC 3.3V 49.5W
MIC5252-3.0BML TR IC REG LDO 3V .15A 6-MLF
VI-B73-CX-B1 CONVERTER MOD DC/DC 24V 75W
IRU1150CSTRPBF IC REG LDO ADJ 4A 8SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ISPLSI5512VE-125LB388 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
ISPLSI5512VE-125LB388I 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
ISPLSI5512VE-125LF256 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
ISPLSI5512VE-125LF256I 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
ISPLSI5512VE-125LF388 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜(ch菙)椤炲瀷:EEPROM 澶ч浕姹�?c谩i)?sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅�(sh铆)闁�:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100