Specifications ispLSI 1032 12 Pin Description RESET G1 Y0 E1 Y1 E11 Y2 G9 Y3 G11 NC2 G3 GND C6, " />
參數(shù)資料
型號: ISPLSI 1032-90LT
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 5/17頁
文件大?。?/td> 0K
描述: IC PLD ISP 64I/O 12NS 100TQFP
標(biāo)準(zhǔn)包裝: 90
系列: ispLSI® 1000
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 12.0ns
電壓電源 - 內(nèi)部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目: 32
門數(shù): 6000
輸入/輸出數(shù): 64
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
包裝: 托盤
其它名稱: ISPLSI1032-90LT
Specifications ispLSI 1032
12
Pin Description
RESET
G1
Y0
E1
Y1
E11
Y2
G9
Y3
G11
NC2
G3
GND
C6,
F3,
F9,
J6
VCC
F2,
F11
I/O 0 - I/O 3
F1,
H1,
H2,
J1,
I/O 4 - I/O 7
K1,
J2,
L1,
K2,
I/O 8 - I/O 11
K3,
L2,
L3,
K4,
I/O 12 - I/O 15
L4,
J5,
K5,
L5,
I/O 16 - I/O 19
L7,
K7,
L6,
L8,
I/O 20 - I/O 23
K8,
L9,
L10,
K9,
I/O 24 - I/O 27
L11,
K10, J10,
K11,
I/O 28 - I/O 31
J11,
H10, H11, F10,
I/O 32 - I/O 35
E9,
D11, D10, C11,
I/O 36 - I/O 39
B11, C10, A11, B10,
I/O 40 - I/O 43
B9,
A10, A9,
B8,
I/O 44 - I/O 47
A8,
B6,
B7,
A7,
I/O 48 - I/O 51
A5,
B5,
C5,
A4,
I/O 52 - I/O 55
B4,
A3,
A2,
B3,
I/O 56 - I/O 59
A1,
B2,
C2,
B1,
I/O 60 - I/O 63
C1,
D2,
D1,
E3
IN 4 - IN 7
E10, C7,
A6,
E2
Dedicated input pins to the device.
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
Name
CPGA Pin Numbers
Description
Input – Dedicated in-system programming enable input pin. This pin
is brought low to enable the programming mode. The MODE, SDI,
SDO and SCLK options become active.
Input – This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as an input
pin to load programming data into the device. SDI/IN 0 also is used as
one of the two control pins for the isp state machine.
Input – This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as a pin to
control the operation of the isp state machine.
Input/Output – This pin performs two functions. It is a dedicated input
pin when ispEN is logic high. When ispEN is logic low, it functions as
an output pin to read serial shift register data.
Input – This pin performs two functions. It is a dedicated input when
ispEN is logic high. When ispEN is logic low, it functions as a clock pin
for the Serial Shift Register.
ispEN
G3
SDI/IN 01
G2
MODE/IN 11
K6
SDO/IN 21
J7
SCLK/IN 31
G10
Active Low (0) Reset pin which resets all of the GLB and I/O registers
in the device.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB on the
device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB and/or
any I/O cell on the device.
Dedicated Clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any I/O cell on the
device.
No Connect
Ground (GND)
V
CC
Table 2-0002-32/883
1. Pins have dual function capability.
2. NC pins are not to be connected to any active signals, Vcc or GND.
ALL
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
ISPLSI 1032E-125LJN IC PLD ISP 64I/O 7.5NS 84PLCC
ISPLSI 1032EA-200LT100 IC PLD ISP 64I/O 4.5NS 100TQFP
ISPLSI 1048-50LQI IC PLD ISP 96I/O 18NS 120PQFP
ISPLSI 1048C-50LQI IC PLD ISP 96I/O 22NS 128PQFP
ISPLSI 1048E-125LTN IC PLD ISP 96I/O 7.5NS 128TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPLSI1032-90LT 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032-90LT/833 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032-90LTI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1032E_06 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD