- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384536 > ISP1048E (Lattice Semiconductor Corporation) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | ISP1048E |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | 高密度可編程邏輯 |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 158K |
| 代理商： | ISP1048E |
Specifications
ispLSI 1048E
5
External Timing Parameters
Over Recommended Operating Conditions
U40
NES
15.0
9.0
9.0
t
pd1
t
pd2
f
max (Int.)
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
ptoeen
t
ptoedis
t
goeen
t
goedis
UNITS
TEST
COND.
1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model
in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.
Table 2-0030A/1048E
1
4
3
1
( )
-90
MIN. MAX.
–
–
90.9
DESCRIPTION
#
2
PARAMETER
A
A
A
1
2
3
Data Propagation Delay, 4PT Bypass, ORP Bypass
Data Propagation Delay, Worst Case Path
Clock Frequency with Internal Feedback
10.0
12.5
ns
ns
MHz
–
–
–
–
4
5
6
Clock Frequency with External Feedback
Clock Frequency, Max. Toggle
GLB Reg. Setup Time before Clock,4 PT Bypass
–
–
–
MHz
MHz
ns
A
7
GLB Reg. Clock to Output Delay, ORP Bypass
–
ns
–
8
GLB Reg. Hold Time after Clock, 4 PT Bypass
–
ns
–
–
–
A
–
B
C
B
C
9
GLB Reg. Setup Time before Clock
GLB Reg. Clock to Output Delay
GLB Reg. Hold Time after Clock
Ext. Reset Pin to Output Delay
Ext. Reset Pulse Duration
Input to Output Enable
Input to Output Disable
Global OE Output Enable
Global OE Output Disable
–
ns
ns
ns
ns
ns
ns
ns
ns
ns
10
11
12
13
14
15
16
17
–
–
–
–
–
–
–
t
wh
t
wl
t
su3
t
h3
–
–
18
19
External Synchronous Clock Pulse Duration, High
External Synchronous Clock Pulse Duration, Low
4.0
4.0
ns
ns
–
20
I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)
–
ns
–
21
I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)
–
ns
71.0
125.0
6.5
0.0
7.5
0.0
6.5
4.0
0.0
6.5
7.5
13.5
15.0
–
–
( )
1
-125
MIN. MAX.
–
–
125.0
7.5
10.0
–
–
–
–
–
0.0
6.5
–
0.0
–
5.0
–
–
–
–
3.0
3.0
3.0
–
0.0
–
91.0
167.0
5.5
4.5
–
–
5.5
–
10.0
–
12.0
12.0
7.0
7.0
–
–
-100
MIN. MAX.
–
–
100.0
10.0
12.5
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
4.0
4.0
–
–
71.0
125.0
6.5
0.0
7.5
0.0
6.5
3.5
0.0
6.5
7.5
13.5
15.0
15.0
9.0
9.0
–
–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI1016EA-100LJ44 | In-System Programmable High Density PLD |
| ISPLSI1016EA-100LT44 | In-System Programmable High Density PLD |
| ISPLSI1016EA-125LJ44 | In-System Programmable High Density PLD |
| ISPLSI1016EA-125LT44 | In-System Programmable High Density PLD |
| ISPLSI1016EA-200LJ44 | In-System Programmable High Density PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1080 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference |
| ISP1102 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced Universal Serial Bus transceiver |
| ISP1102A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced Universal Serial Bus transceiver |
| ISP1102AW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced Universal Serial Bus transceiver |
| ISP1102AW,115 | 功能描述:射頻收發(fā)器 USB FULL SPD TRNSCVR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。