FN6148.5 September 21, 2010 0x05 Input configuration (0x00) 0 Channel Select 0: VGA1 1: VGA2 1 Input Coupling 0: AC coupled (positive input con" />
參數(shù)資料
型號: ISL98001CQZ-275
廠商: Intersil
文件頁數(shù): 5/31頁
文件大?。?/td> 0K
描述: IC TRPL VIDEO DIGITIZER 128-MQFP
標準包裝: 66
類型: 視頻數(shù)字轉(zhuǎn)換器
應(yīng)用: 數(shù)字電視,顯示器,數(shù)字 KVM,圖形處理
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應(yīng)商設(shè)備封裝: 128-MQFP(14x20)
包裝: 托盤
13
FN6148.5
September 21, 2010
0x05
Input configuration (0x00)
0
Channel Select
0: VGA1
1: VGA2
1
Input Coupling
0: AC coupled (positive input connected to clamp DAC
during clamp time, negative input disconnected from
outside pad and always internally tied to appropriate
clamp DAC).
1: DC coupled (+ and - inputs are brought to pads and
never connected to clamp DACs). Analog clamp
signal is turned off in this mode.
2
RGB/YPbPr
0: RGB inputs
Base ABLC target code = 0x00 for R, G, and B)
1: YPbPr inputs
Base ABLC target code = 0x00 for G (Y)
Base ABLC target code = 0x80 for R (Pr) and B (Pb)
3
Sync Type
0: Separate HSYNC/VSYNC
1: Composite (from SOG or CSYNC on HSYNC)
4
Composite Sync
Source
0: SOGIN
1: HSYNCIN
Note: If Sync Type = 0, the multiplexer will pass
HSYNCIN regardless of the state of this bit.
5
COAST CLAMP
enable
0: DC restore clamping and ABLC suspended during
COAST.
1: DC restore clamping and ABLC continue during
COAST.
6
Sync Mask Disable
0: Interval between HSYNC pulses masked
(preventing PLL from seeing Macrovision and any
spurious glitches).
1: Interval between HSYNC pulses not masked
(Macrovision will cause PLL to lose lock).
7HSYNCOUT Mask
Disable
0: HSYNCOUT signal is masked (any Macrovision,
sync glitches on incoming SYNC are stripped from
HSYNCOUT).
1: HSYNCOUT signal is not masked (any Macrovision,
sync glitches on incoming SYNC appear on
HSYNCOUT).
If Sync Mask Disable = 1, HSYNCOUT is not masked.
0x06
Red Gain (0x55)
7:0
Red Gain
Channel gain, where:
gain (V/V) = 0.5 + [7:0]/170
0x00: gain = 0.5V/V
(1.4VP-P input = full range of ADC)
0x55: gain = 1.0V/V
(0.7VP-P input = full range of ADC)
0xFF: gain = 2.0V/V
(0.35VP-P input = full range of ADC)
0x07
Green Gain (0x55)
7:0
Green Gain
0x08
Blue Gain (0x55)
7:0
Blue Gain
Register Listing (Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL98001
相關(guān)PDF資料
PDF描述
SP3227EEY-L IC TXRX RS232 ESD SD 16TSSOP
MAX11607EUA+ IC ADC I2C/SRL 10BIT 4CH 8UMAX
MS3102E18-12S CONN RCPT 6POS BOX MNT W/SCKT
MAX11606EUA+ IC ADC I2C/SRL 10BIT 4CH 8UMAX
SF6382-2PG-520 CONN PLUG 2POS CABLE PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL98001CQZ-EVALZ 功能描述:EVALUATION BOARD ISL98001CQZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL98001CQZ-R5296 制造商:Intersil Corporation 功能描述:ISL98001CQZ PB-FREE TRIPLE VIDEO DIGITIZER W/ DIGITAL PLL, T - Trays
ISL98001IQZ-140 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-WQFN(4x4)裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
ISL98002CRZ-140 功能描述:IC VID DIGITIZER 3CHN AFE 72-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
ISL98002CRZ-170 功能描述:IC VID DIGITIZER 3CHN AFE 72-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)