參數(shù)資料
型號(hào): ISL96017UIRT8Z
廠商: INTERSIL CORP
元件分類(lèi): 數(shù)字電位計(jì)
英文描述: 128-Tap DCP, 16kbit EEPROM, and I2C Serial Interface
中文描述: 50K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 128 POSITIONS, PDSO8
封裝: 3 X 3 MM, 0.80 MM HEIGHT, 0.65 MM PITCH, ROHS COMPLIANT, PLASTIC, TDFN-8
文件頁(yè)數(shù): 8/11頁(yè)
文件大小: 330K
代理商: ISL96017UIRT8Z
8
FN8243.1
April 17, 2006
I
2
C Serial Interface
This device supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the
device being controlled is the slave. The master always
initiates data transfers and provides the clock for both
transmit and receive operations. Therefore, this device
operates as a slave device in all applications. All
communication over the I
2
C interface is conducted by
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions (See
Figure 6). On power up, the SDA pin is in the input mode. All
I
2
C interface operations must begin with a START condition,
which is a HIGH to LOW transition of SDA while SCL is
HIGH. The device continuously monitors the SDA and SCL
lines for the START condition and does not respond to any
command until this condition is met (See Figure 6). A START
condition is ignored during the power up sequence and
during internal non-volatile write cycles. All I
2
C interface
operations must be terminated by a STOP condition, which
is a LOW to HIGH transition of SDA while SCL is HIGH (See
Figure 6). A STOP condition at the end of a Read operation,
or at the end of a Write operation to volatile bytes only
places the device in its standby mode. A STOP condition
during a Write operation to a non-volatile byte, initiates an
internal non-volatile write cycle. The device enters its
standby state when the internal non-volatile write cycle is
completed.
An ACK, Acknowledge, is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (See Figure 7). This device
responds with an ACK after recognition of a START
condition followed by a valid Identification Byte, and once
again after successful receipt of the Address Byte. This
device also responds with an ACK after receiving each Data
Byte of a Write operation. The master must respond with an
ACK after receiving each Data Byte of a read operation
except the last one. A valid Identification Byte contains 1010
as the four MSBs. The following three bits are the MSBs of
the memory address to be accessed. The LSB of the
Identification Byte is the Read/Write bit. Its value is “1” for a
Read operation, and “0” for a Write operation (See Table 2).
The complete memory address location to be accessed is a
11-bit word, since the memory has 2048 bytes. The eight
LSBs are in the Address Byte.
TABLE 2. IDENTIFICATION BYTE FORMAT
1
0
1
0
A10
A9
A8
R/Wb
MSB
LSB
SCL
SDA
START
STOP
SCL
SDA
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 6. VALID DATA CHANGES, START AND STOP CONDITIONS
ISL96017
相關(guān)PDF資料
PDF描述
ISL96017WIRT8Z 128-Tap DCP, 16kbit EEPROM, and I2C Serial Interface
ISL97516 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516_07 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516IUZ 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516IUZ-T 600kHz/1.2MHz PWM Step-Up Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL96017UIRT8Z-T 功能描述:IC XDCP 128-TAP 50KOHM 8-TDFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線(xiàn)串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL96017UIRT8Z-TK 功能描述:IC XDCP 128-TAP 50KOHM 8-TDFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線(xiàn)串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL96017WIRT8Z 功能描述:IC POT DGTL 10K OHM 8-DFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線(xiàn)串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL96017WIRT8Z-T 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線(xiàn)串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL96017WIRT8Z-TK 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類(lèi)型:易失 接口:6 線(xiàn)串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)