![](http://datasheet.mmic.net.cn/Intersil/ISL90841WIV1427Z_datasheet_97756/ISL90841WIV1427Z_4.png)
4
FN8094.1
February 8, 2006
Operating Specifications Over the recommended operating conditions unless otherwise specified.
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(NOTE 1)
MAX
UNIT
ICC1
VCC supply current (volatile
write/read)
fSCL = 400kHz; SDA = Open; (for I2C, active,
read and write states)
1mA
ISB
VCC current (standby)
VCC = +5.5V, I2C interface in standby state
5
A
VCC = +3.6V, I2C interface in standby state
2
A
ILkgDig
Leakage current, at pins A0, A1, SDA,
and SCL
Voltage at pin from GND to VCC
-10
10
A
tDCP
(Note 15)
DCP wiper response time
SCL falling edge of last bit of DCP data byte
to wiper change
1s
SERIAL INTERFACE SPECS
VIL
A1, A0, SDA, and SCL input buffer
LOW voltage
-0.3
0.3*VCC
V
VIH
A1, A0, SDA, and SCL input buffer
HIGH voltage
0.7*VCC
VCC+0.3
V
Hysteresis
(Note 15)
SDA and SCL input buffer hysteresis
0.05*
VCC
V
VOL
(Note 15)
SDA output buffer LOW voltage,
sinking 4mA
00.4
V
Cpin
(Note 15)
A1, A0, SDA, and SCL pin
capacitance
10
pF
fSCL
SCL frequency
400
kHz
tIN
(Note 15)
Pulse width suppression time at SDA
and SCL inputs
Any pulse narrower than the max spec is
suppressed
50
ns
tAA
(Note 15)
SCL falling edge to SDA output data
valid
SCL falling edge crossing 30% of VCC, until
SDA exits the 30% to 70% of VCC window
900
ns
tBUF
(Note 15)
Time the bus must be free before the
start of a new transmission
SDA crossing 70% of VCC during a STOP
condition, to SDA crossing 70% of VCC
during the following START condition
1300
ns
tLOW
Clock LOW time
Measured at the 30% of VCC crossing
1300
ns
tHIGH
Clock HIGH time
Measured at the 70% of VCC crossing
600
ns
tSU:STA
START condition setup time
SCL rising edge to SDA falling edge; both
crossing 70% of VCC
600
ns
tHD:STA
START condition hold time
From SDA falling edge crossing 30% of VCC
to SCL falling edge crossing 70% of VCC
600
ns
tSU:DAT
Input data setup time
From SDA exiting the 30% to 70% of VCC
window, to SCL rising edge crossing 30% of
VCC
100
ns
tHD:DAT
Input data hold time
From SCL rising edge crossing 70% of VCC
to SDA entering the 30% to 70% of VCC
window
0ns
tSU:STO
STOP condition setup time
From SCL rising edge crossing 70% of VCC,
to SDA rising edge crossing 30% of VCC
600
ns
tHD:STO
STOP condition hold time for read, or
volatile only write
From SDA rising edge to SCL falling edge;
both crossing 70% of VCC
600
ns
tDH
(Note 15)
Output data hold time
From SCL falling edge crossing 30% of VCC,
until SDA enters the 30% to 70% of VCC
window
0ns
tR
(Note 15)
SDA and SCL rise time
From 30% to 70% of VCC
20 +
0.1 * Cb
250
ns
ISL90841