tD Power-up Delay VCC
參數(shù)資料
型號(hào): ISL90726UIE627Z
廠商: Intersil
文件頁數(shù): 4/8頁
文件大?。?/td> 0K
描述: IC XDCP 128-TAP 50KOHM SC70-6
產(chǎn)品培訓(xùn)模塊: Digitally Controlled Potentiometers
Solutions for Industrial Control Applications
標(biāo)準(zhǔn)包裝: 1
系列: XDCP™
接片: 128
電阻(歐姆): 50k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 ±45 ppm/°C
存儲(chǔ)器類型: 易失
接口: I²C
電源電壓: 2.7 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 6-TSSOP,SC-88,SOT-363
供應(yīng)商設(shè)備封裝: SC-70-6
包裝: 管件
4
FN8244.4
August 26, 2008
tD
Power-up Delay
VCC above VPOR, to DCP Initial Value Register
recall completed, and I2C Interface in standby
state
3ms
SERIAL INTERFACE SPECIFICATIONS
VIL (Note 10)
SDA, and SCL Input Buffer LOW
Voltage
-0.3
0.3*VCC
V
VIH (Note 10) SDA, and SCL Input Buffer
HIGH Voltage
0.7*VCC
VCC + 0.3
V
Hysteresis
SDA and SCL Input Buffer
Hysteresis
0.05*VCC
V
VOL
SDA Output Buffer LOW
Voltage, Sinking 4mA
00.4
V
Cpin (Note 9)
SDA, and SCL Pin Capacitance
10
pF
fSCL
SCL Frequency
400
kHz
tIN
Pulse Width Suppression Time
at SDA and SCL Inputs
Any pulse narrower than the max spec is
suppressed.
50
ns
tAA
SCL Falling Edge to SDA Output
Data Valid
SCL falling edge crossing 30% of VCC, until
SDA exits the 30% to 70% of VCC window.
900
ns
tBUF
Time the Bus Must be Free
Before the Start of a New
Transmission
SDA crossing 70% of VCC during a STOP
condition, to SDA crossing 70% of VCC during
the following START condition.
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VCC crossing.
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VCC crossing.
600
ns
tSU:STA
START Condition Setup Time
SCL rising edge to SDA falling edge. Both
crossing 70% of VCC.
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of VCC to
SCL falling edge crossing 70% of VCC.
600
ns
tSU:DAT
Input Data Setup Time
From SDA exiting the 30% to 70% of VCC
window, to SCL rising edge crossing 30% of
VCC
100
ns
tHD:DAT
Input Data Hold Time
From SCL rising edge crossing 70% of VCC to
SDA entering the 30% to 70% of VCC window.
0ns
tSU:STO
STOP Condition Setup Time
From SCL rising edge crossing 70% of VCC, to
SDA rising edge crossing 30% of VCC.
600
ns
tHD:STO
STOP Condition Hold Time for
Read, or Volatile Only Write
From SDA rising edge to SCL falling edge. Both
crossing 70% of VCC.
600
ns
tDH
Output Data Hold Time
From SCL falling edge crossing 30% of VCC,
until SDA enters the 30% to 70% of VCC
window.
0ns
tR (Note 11)
SDA and SCL Rise Time
From 30% to 70% of VCC
20 +
0.1*Cb
250
ns
tF (Note 11)
SDA and SCL Fall Time
From 70% to 30% of VCC
20 +
0.1*Cb
250
ns
Operating Specifications
(Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
(Note 12)
TYP
(Note 2)
MAX
(Note 12) UNIT
ISL90726
相關(guān)PDF資料
PDF描述
ISL90727WIE627Z IC XDCP 128-TAP 10KOHM SC70-6
ISL90810WIU8 IC XDCP 256-TAP 10KOHM 8-MSOP
ISL90840WIV2027ZT2 IC XDCP 256-TAP 10KOHM TSSOP-20
ISL90841WIV1427Z IC XDCP 256-TAP 10KOHM TSSOP-14
ISL90842UIV1427Z IC DCP 256-TAP 50KOHM TSSOP-14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL90726UIE627Z-TK 功能描述:IC POT DGTL 50K OHM SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標(biāo)準(zhǔn)包裝:3,300 系列:WiperLock™ 接片:257 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 150 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線 SPI(芯片選擇) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN-EP(3x3) 包裝:帶卷 (TR)
ISL90726UIE6Z 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726UIE6Z-TK 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Potentiometer (XDCP)
ISL90726WIE627Z 制造商:Intersil Corporation 功能描述:DGTL POTENTIOMETER 128POS 10KOHM SGL 6PIN SC-70 - Rail/Tube
ISL90726WIE627Z-TK 功能描述:數(shù)字電位計(jì) IC ISL90726 IND 6LD SC7 SNGVOLATILE 128 TAP RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel