- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384527 > ISL6742AAZA (INTERSIL CORP) Octal Buffers/Drivers With 3-State Outputs 20-SSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | ISL6742AAZA |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Octal Buffers/Drivers With 3-State Outputs 20-SSOP -40 to 85 |
| 中文描述： | 0.1 A SWITCHING CONTROLLER, 2000 kHz SWITCHING FREQ-MAX, PDSO16 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, PLASTIC, SSOP-16 |
| 文件頁數(shù)： | 14/18頁 |
| 文件大?。?/td> | 422K |
| 代理商： | ISL6742AAZA |
14
FN9183.1
July 25, 2005
Slope Compensation
Peak current-mode control requires slope compensation to
improve noise immunity, particularly at lighter loads, and to
prevent current loop instability, particularly for duty cycles
greater than 50%. Slope compensation may be
accomplished by summing an external ramp with the current
feedback signal or by subtracting the external ramp from the
voltage feedback error signal. Adding the external ramp to
the current feedback signal is the more popular method.
From the small signal current-mode model [1] it can be
shown that the naturally-sampled modulator gain, Fm,
without slope compensation, is
where Sn is the slope of the sawtooth signal and Tsw is the
duration of the half-cycle. When an external ramp is added,
the modulator gain becomes
where Se is slope of the external ramp and
The criteria for determining the correct amount of external
ramp can be determined by appropriately setting the
damping factor of the double-pole located at half the
oscillator frequency. The double-pole will be critically
damped if the Q-factor is set to 1, over-damped for Q > 1,
and under-damped for Q < 1. An under-damped condition
may result in current loop instability.
where D is the percent of on time during a half cycle (half-
period duty cycle). Setting Q = 1 and solving for Se yields
Since Sn and Se are the on time slopes of the current ramp
and the external ramp, respectively, they can be multiplied
by Ton to obtain the voltage change that occurs during Ton.
where Vn is the change in the current feedback signal during
the on time and Ve is the voltage that must be added by the
external ramp.
Vn can be solved for in terms of input voltage, current
transducer components, and output inductance yielding
T
V
N
CT
L
O
N
P
where R
CS
is the current sense burden resistor, N
CT
is the
current transformer turns ratio, L
O
is the output inductance,
V
O
is the output voltage, and Ns and Np are the secondary
and primary turns, respectively.
The current sense signal, which represents the inductor
current after it has been reflected through the isolation and
current sense transformers, and passed through the current
sense burden resistor, is:
N
P
N
CT
2L
O
where V
CS
is the voltage across the current sense resistor
and I
O
is the output current at current limit.
Since the peak current limit threshold is 1.00V, the total
current feedback signal plus the external ramp voltage must
sum to this value when the output load is at the current limit
threshold.
Substituting Equations 16 and 17 into Equation 18 and
solving for R
CS
yields
N
N
S
I
O
O
For simplicity, idealized components have been used for this
discussion, but the effect of magnetizing inductance must be
considered when determining the amount of external ramp
to add. Magnetizing inductance provides a degree of slope
compensation and reduces the amount of external ramp
required. The magnetizing inductance adds primary current
in excess of what is reflected from the inductor current in the
secondary.
L
m
where V
IN
is the input voltage that corresponds to the duty
cycle D and Lm is the primary magnetizing inductance. The
effect of the magnetizing current at the current sense
resistor, R
CS
, is
Fm
SnTsw
-------------------
=
(EQ. 10)
Fm
)
Tsw
----------+
c
---------------------------
=
=
(EQ. 11)
m
c
1
-------
+
=
(EQ. 12)
Q
π
c
D
)
0.5
–
)
----------------------–
=
(EQ. 13)
S
e
S
n
1
π
--
0.5
+
D
-----–
1
–
=
(EQ. 14)
V
e
V
n
1
π
--
0.5
+
D
-----–
1
–
=
(EQ. 15)
V
e
-----------------------------------------
S
-------
1
π
--
D
0.5
–
+
=
V
(EQ. 16)
V
CS
------------------------
I
O
--------------------
V
IN
N
S
N
P
-------
V
O
–
+
=
V
(EQ. 17)
V
e
V
CS
+
1
=
(EQ. 18)
R
CS
-----------------------
O
-------
T
SW
1
π
--
D
2
---
+
+
------------------------------------------------------
=
(EQ. 19)
I
P
-------------------------------
=
A
(EQ. 20)
V
CS
I
R
N
CT
-------------------------
=
V
(EQ. 21)
ISL6742
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6744 | Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
| ISL6744AB | Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
| ISL6744ABZ | Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
| ISL6744AU | Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
| ISL6744AUZ | Octal Buffers/Drivers With 3-State Outputs 20-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6742AAZA-T | 功能描述:IC REG CTRLR PWM CM/VM 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6744AABZ | 功能描述:IC REG CTRLR PWM VM 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6744AABZ-T | 功能描述:IC REG CTRLR PWM VM 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6744AAUZ | 功能描述:IC REG CTRLR PWM VM 8-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6744AAUZ-T | 功能描述:IC REG CTRLR PWM VM 8-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。