- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383159 > ISL6569ACBZ (INTERSIL CORP) Multi-Phase PWM Controller PDF資料下載
參數(shù)資料
| 型號： | ISL6569ACBZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Multi-Phase PWM Controller |
| 中文描述： | SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO24 |
| 封裝： | LEAD FREE, PLASTIC, MS-013-AE, SOIC-24 |
| 文件頁數(shù)： | 12/22頁 |
| 文件大?。?/td> | 514K |
| 代理商： | ISL6569ACBZ |
12
FN9092.2
December 29, 2004
LOAD-LINE REGULATION
Microprocessor load current demands change from near no-
load to full load often during operation. The resulting sizable
transient current slew rate causes an output voltage spike
since the converter is not able to respond fast enough to the
rapidly changing current demands. The magnitude of the
spike is dictated by the ESR and ESL of the output
capacitors selected. In order to drive the cost of the output
capacitor solution down, one commonly accepted approach
is active voltage positioning. By adding a well controlled
output impedance, the output voltage can effectively be level
shifted in a direction which works against the voltage spike.
The average current of all the active channels, I
AVG
, flows out
IOUT, see Figure 6. IOUT is connected to FB through a load-
line regulation resistor, R
FB
. The resulting voltage drop across
R
FB
is proportional to the output current, effectively creating
an output voltage droop with a steady-state value defined as
In most cases, each channel uses the same R
ISEN
value to
sense current. A more complete expression for V
DROOP
is
derived by combining Equations 4 and 5.
Droop is an optional feature of the ISL6569A. If active voltage
positioning is not required, simply leave the IOUT pin open.
REFERENCE OFFSET
Typical microprocessor tolerance windows are centered
around a nominal DAC set point. Implementing a load-line
requires offsetting the output voltage above this nominal
DAC set point; centering the load-line within the static
specification window. The ISL6569A features an internal
100
μ
A current source which feeds out the OFS pin. Placing
a resistor from OFS and ground allows the user to set the
amount of positive offset desired directly to the reference
voltage. The voltage developed across the OFS resistor,
R
OFS
, is divided down internally by a factor of 10 and directly
counters the DAC voltage at the error amplifier non-inverting
input. Select the resistor value based on the voltage offset
desired, V
OFS
, using Equation 7
V
10
μ
A
DYNAMIC VID
Next generation microprocessors can change VID inputs at
any time while the regulator is in operation. The power
management solution is required to monitor the DAC inputs
and respond to VID voltage transitions, or ‘on-the-fly’ VID
changes, in a controlled manner. Supervising the safe output
voltage transition within the DAC range of the processor
without discontinuity or disruption.
The ISL6569A checks the five VID inputs at the beginning of
each channel-1 switching cycle. If the VID code has
changed, the controller waits one complete switching cycle
to validate the new code. If the VID code is stable for this
entire switching cycle, then the controller will begin executing
the output voltage change. The controller begins
incrementing the reference voltage by making 25mV steps
every two switching cycles until it reaches the new VID code.
The total time required for a VID change, t
DV
, is dependent
on the switching frequency (f
S
), the size of the change
(
VID), and the time before the next switching cycle begins.
Since the ISL6569A recognizes VID-code changes only at
the beginning of switching cycles, up to one full cycle may
pass before a VID change registers. This is followed by a
one-cycle wait before the output voltage begins to change.
The one-cycle uncertainty in Equation 8 is due to the
possibility that the VID code change may occur up to one full
cycle before being recognized.
The time required for a converter running with f
S
= 500kHz to
make a 1.2V to 1.4V reference-voltage change is between
30
μ
s and 32
μ
s as calculated using Equation 8. This example
is also illustrated in Figure 7.
1
1
0
1
0
0.900
1
1
0
1
1
0.875
1
1
1
0
0
0.850
1
1
1
0
1
0.825
1
1
1
1
0
0.800
1
1
1
1
1
Shutdown
TABLE 1. VOLTAGE IDENTIFICATION CODES
(Continued)
VID4
VID3
VID2
VID1
VID0
DAC
V
DROOP
I
AVG
R
FB
=
(EQ. 5)
V
DROOP
I
-----2
r
(
ISEN
)
-R
FB
=
(EQ. 6)
R
OFS
---100
=
(EQ. 7)
f
S
-1
0.025
1
–
t
DV
f
S
-1
0.025
≤
<
(EQ. 8)
FIGURE 7. DYNAMIC-VID WAVEFORMS FOR 500kHz ISL6569A
BASED MULTI-PHASE BUCK CONVERTER
5
μ
s/DIV
V
REF
, 100mV/DIV
V
OUT
, 100mV/DIV
1.2V
VID, 5V/DIV
01110
00110
1.2V
VID CHANGE OCCURS
ANYWHERE HERE
ISL6569A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6569ACB-T | Multi-Phase PWM Controller |
| ISL6569 | Multi-Phase PWM Controller |
| ISL6569CB-T | Multi-Phase PWM Controller |
| ISL6569CR-T | Multi-Phase PWM Controller |
| ISL6569CRZ | Multi-Phase PWM Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6569ACBZ-T | 功能描述:IC REG CTRLR BUCK PWM 24-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6569ACR | 功能描述:IC REG CTRLR BUCK PWM 32-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6569ACR-T | 功能描述:IC REG CTRLR BUCK PWM 32-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無 升壓:無 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP（0.300"，7.62mm） 包裝:管件 產(chǎn)品目錄頁面:1316 (CN2011-ZH PDF) |
| ISL6569ACRZ | 功能描述:IC REG CTRLR BUCK PWM 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6569ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM 32-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。