參數(shù)資料
型號(hào)： ISL6567CRZ
廠商： INTERSIL CORP
元件分類： 穩(wěn)壓器
英文描述： Multipurpose Two-Phase Buck PWM Controller with Integrated MOSFET Drivers
中文描述： SWITCHING CONTROLLER, 2000 kHz SWITCHING FREQ-MAX, PQCC24
封裝： 4 X 4 MM, ROHS COMPLIANT, PLASTIC, MO-220VGGD-2, QFN-24
文件頁數(shù)： 20/26頁
文件大小： 659K
代理商： ISL6567CRZ
20
zeros and gain to the components (R1, R2, R3, C1, C2, and
C3) in Figure 23. Use the following guidelines for locating the
poles and zeros of the compensation network:
1. Select a value for R1 (1k
to 5k
, typically). Calculate
value for R2 for desired converter bandwidth (F
0
). If
setting the output voltage via an offset resistor connected
to the FB pin, Ro in Figure 24, the design procedure can
be followed as presented. However, when setting the
output voltage via a resistor divider placed at the input of
the differential amplifier, in order to compensate for the
attenuation introduced by the resistor divider, the
obtained R2 value needs be multiplied by a factor of
(R
P
+R
S
)/R
P
. The remainder of the calculations remain
unchanged, as long as the compensated R2 value is
used.
2. Calculate C1 such that F
Z1
is placed at a fraction of the F
LC
,
at 0.1 to 0.75 of F
LC
(to adjust, change the 0.5 factor to
desired number). The higher the quality factor of the output
filter and/or the higher the ratio F
CE
/F
LC
, the lower the F
Z1
frequency (to maximize phase boost at F
LC
).
3. Calculate C2 such that F
P1
is placed at F
CE
.
4. Calculate R3 such that F
Z2
is placed at F
LC
. Calculate C3
such that F
P2
is placed below F
SW
(typically, 0.5 to 1.0
times F
SW
). F
SW
represents the per-channel switching
frequency. Change the numerical factor to reflect desired
placement of this pole. Placement of F
P2
lower in
frequency helps reduce the gain of the compensation
network at high frequency, in turn reducing the HF ripple
component at the COMP pin and minimizing resultant
duty cycle jitter.
It is recommended a mathematical model is used to plot the
loop response. Check the loop gain against the error
amplifier’s open-loop gain. Verify phase margin results and
adjust as necessary. The following equations describe the
frequency response of the modulator (G
MOD
), feedback
compensation (G
FB
) and closed-loop response (G
CL
):
COMPENSATION BREAK FREQUENCY EQUATIONS
Figure 25 shows an asymptotic plot of the DC/DC converter’s
gain vs frequency. The actual Modulator Gain has a high gain
peak dependent on the quality factor (Q) of the output filter,
which is not shown. Using the above guidelines should yield a
compensation gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at F
P2
against the capabilities of the error
amplifier. The closed loop gain, G
CL
, is constructed on the
log-log graph of Figure 25 by adding the modulator gain,
G
MOD
(in dB), to the feedback compensation gain, G
FB
(in
dB). This is equivalent to multiplying the modulator transfer
function and the compensation transfer function and then
plotting the resulting gain.
A stable control loop has a gain crossing with close to a
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin. The mathematical model presented
R2
V
R1 F
MAX
IN
LC
---------------------------------------------
=
C1
2
R2 0.5 F
LC
-----------------------------------------------
=
C2
2
π
R2 C1 F
CE
1
–
---------------------------------------------------------
=
R3
F
LC
------------
1
–
---------------------
=
C3
SW
-------------------------------------------------
=
G
MOD
f
( )
d
V
OSC
-----------------------------
1
s f
( )
E
D
+
(
)
C
s
2
f
( )
L C
+
+
-----------------------------+
=
G
FB
f
( )
s f
( )
R1
+
C1
C2
(
)
--------+
=
)
C3
1
s f
( )
R3 C3
+
(
)
1
s f
( )
R2
C2
--------+
+
----------------------------------+
G
CL
f
( )
G
MOD
f
( )
G
FB
f
( )
=
where s f
( )
2
π
=
F
Z1
-------------------------------
=
F
Z2
R3
)
C3
----------------------+
=
F
P1
2
π
R2
C1
+
C2
----------------------
----------------------------------------------
=
F
P2
-------------------------------
=
0
F
P1
F
Z2
OPEN LOOP E/A GAIN
F
Z1
F
P2
F
LC
F
CE
COMPENSATION GAIN
CLOSED LOOP GAIN
G
FREQUENCY
MODULATOR GAIN
FIGURE 25. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
20
d
OSC
V
IN
----V
log
20
R1
log
LOG
L
F
0
G
MOD
G
FB
G
CL
ISL6567
相關(guān)PDF資料
PDF描述
ISL6567EVAL1 Multipurpose Two-Phase Buck PWM Controller with Integrated MOSFET Drivers
ISL6567CRZ-T Multipurpose Two-Phase Buck PWM Controller with Integrated MOSFET Drivers
ISL6567 Dual Low-Noise Wide-Bandwidth Precision Amplifier 8-SOIC -40 to 85
ISL6567IRZ Multipurpose Two-Phase Buck PWM Controller with Integrated MOSFET Drivers
ISL6567IRZ-T Multipurpose Two-Phase Buck PWM Controller with Integrated MOSFET Drivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6567CRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR)
ISL6567IRZ 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR)
ISL6567IRZS2698 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR)
ISL6567IRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR)
ISL6567IRZ-TS2698 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*