參數(shù)資料
型號: ISL6549CRZ
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
中文描述: SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PQCC16
封裝: 4 X 4 MM, ROHS COMPLIANT, PLASTIC, MO-220VGGC, QFN-16
文件頁數(shù): 11/18頁
文件大小: 420K
代理商: ISL6549CRZ
11
FN9168.2
September 22, 2006
Use the following guidelines for locating the poles and zeros of
the compensation network:
1. Select a value for R1 (1k
to 5k
, typically). Calculate
value for R2 for desired converter bandwidth (F
0
). If
setting the output voltage via an offset resistor connected
to the FB pin, Ro in Figure 10, the design procedure can
be followed as presented.
2. Calculate C1 such that F
Z1
is placed at a fraction of the F
LC
,
at 0.1 to 0.75 of F
LC
(to adjust, change the 0.5 factor to
desired number). The higher the quality factor of the output
filter and/or the higher the ratio F
CE
/F
LC
, the lower the F
Z1
frequency (to maximize phase boost at F
LC
).
3. Calculate C2 such that F
P1
is placed at F
CE
.
4. Calculate R3 such that F
Z2
is placed at F
LC
. Calculate C3
such that F
P2
is placed below F
SW
(typically, 0.5 to 1.0
times F
SW
). F
SW
represents the switching frequency.
Change the numerical factor to reflect desired placement
of this pole. Placement of F
P2
lower in frequency helps
reduce the gain of the compensation network at high
frequency, in turn reducing the HF ripple component at
the COMP pin and minimizing resultant duty cycle jitter.
It is recommended a mathematical model is used to plot the
loop response. Check the loop gain against the error
amplifier’s open-loop gain. Verify phase margin results and
adjust as necessary. Equation 8 describes the frequency
response of the modulator (G
MOD
), feedback compensation
(G
FB
) and closed-loop response (G
CL
):
COMPENSATION BREAK FREQUENCY EQUATIONS
Figure 11 shows an asymptotic plot of the DC-DC converter’s
gain vs. frequency. The actual Modulator Gain has a high gain
peak dependent on the quality factor (Q) of the output filter,
which is not shown. Using the above guidelines should yield a
compensation gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at F
P2
against the capabilities of the error
amplifier. The closed loop gain, G
CL
, is constructed on the
log-log graph of Figure 11 by adding the modulator gain, G
MOD
(in dB), to the feedback compensation gain, G
FB
(in dB). This is
equivalent to multiplying the modulator transfer function and the
compensation transfer function and then plotting the resulting
gain.
FIGURE 10. VOLTAGE-MODE BUCK CONVERTER
COMPENSATION DESIGN
-
+
E/A
VREF
COMP
C1
R2
R1
FB
C2
R3
C3
L
C
V
IN
PWM
CIRCUIT
HALF-BRIDGE
DRIVE
OSCILLATOR
E
EXTERNAL CIRCUIT
ISL6549
V
OUT
V
OSC
D
UGATE
LGATE
Ro
PHASE
R2
V
R1 F
MAX
IN
LC
---------------------------------------------
=
(EQ. 4)
C1
2
π
R2 0.5 F
LC
-----------------------------------------------
=
(EQ. 5)
C2
CE
1
---------------------------------------------------------
=
(EQ. 6)
R3
LC
------------
1
---------------------
=
C3
SW
-------------------------------------------------
=
(EQ. 7)
G
MOD
f
( )
d
V
V
OSC
-----------------------------
1
s f
( )
E
D
+
(
)
C
s
2
f
( )
L C
+
+
-------------------------------+
=
G
FB
f
( )
+
C1
C2
(
)
--------+
=
)
C3
1
s f
( )
R3 C3
+
(
)
1
s f
( )
R2
C2
--------+
+
----------------------------------+
G
CL
f
( )
G
MOD
f
( )
G
FB
f
( )
=
where s f
( )
2
π
=
(EQ. 8)
F
Z1
-------------------------------
=
F
Z2
+
2
π
R1
R3
(
)
C3
---------------------------------------------------
=
F
P1
2
π
R2
C1
+
C2
----------------------
----------------------------------------------
=
F
P2
2
π
R3 C3
-------------------------------
=
(EQ. 9)
ISL6549
相關(guān)PDF資料
PDF描述
ISL6549HI-EVAL1 Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
ISL6549IAZ Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
ISL6549IBZ Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
ISL6549IRZ Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
ISL6549LOW-EVAL1 Single 12V Input Supply Dual Regulator Synchronous Rectified Buck PWM and Linear Power Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6549CRZR5213 功能描述:IC REG DL BCK/LINEAR SYNC 16-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 拓?fù)?降壓(降壓)同步(3),線性(LDO)(2) 功能:任何功能 輸出數(shù):5 頻率 - 開關(guān):300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
ISL6549CRZ-T 功能描述:IC REG DL BCK/LINEAR SYNC 16-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 拓?fù)?降壓(降壓)同步(3),線性(LDO)(2) 功能:任何功能 輸出數(shù):5 頻率 - 開關(guān):300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:5.6 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
ISL6549CRZ-TR5213 制造商:Intersil Corporation 功能描述:53429A01 MASK REDESIGN - Tape and Reel
ISL6549HI-EVAL1 功能描述:EVAL BOARD 1 FOR ISL6549HI RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 線性穩(wěn)壓器 (LDO) 系列:* 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 設(shè)計資源:NCP590MNDPTAGEVB Gerber Files 標(biāo)準(zhǔn)包裝:1 系列:- 每 IC 通道數(shù):2 - 雙 輸出電壓:1.8V,2.8V 電流 - 輸出:300mA 輸入電壓:2.1 ~ 5.5 V 穩(wěn)壓器類型:正,固定式 工作溫度:-40°C ~ 85°C 板類型:完全填充 已供物品:板 已用 IC / 零件:NCP590MNDP 其它名稱:NCP590MNDPTAGEVB-NDNCP590MNDPTAGEVBOS
ISL6549IAZ 功能描述:IC REG DL BCK/LINEAR 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 + 切換式 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 拓?fù)?降壓(降壓)同步(2),線性(LDO)(1) 功能:任何功能 輸出數(shù):3 頻率 - 開關(guān):300kHz 電壓/電流 - 輸出 1:控制器 電壓/電流 - 輸出 2:控制器 電壓/電流 - 輸出 3:控制器 帶 LED 驅(qū)動器:無 帶監(jiān)控器:無 帶序列發(fā)生器:是 電源電壓:4.5 V ~ 24 V 工作溫度:-40°C ~ 85°C 安裝類型:* 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:* 包裝:帶卷 (TR) 其它名稱:ISL6402IVZ-TTR