- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384525 > ISL6540CRZ (INTERSIL CORP) Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6540CRZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| 中文描述： | SWITCHING CONTROLLER, 2000 kHz SWITCHING FREQ-MAX, PQCC28 |
| 封裝： | 5 X 5 MM, ROHS COMPLIANT, PLASTIC, MO-220VHHD-1, QFN-28 |
| 文件頁數(shù)： | 11/20頁 |
| 文件大?。?/td> | 518K |
| 代理商： | ISL6540CRZ |
11
FN9214.0
March 9, 2006
Functional Description
Initialization
The ISL6540 automatically initializes upon receipt of power
without requiring any special sequencing of the input
supplies. The Power-On Reset (POR) function continually
monitors the input supply voltages (PVCC,VFF, VCC) and
the voltage at the EN pin. Assuming the EN pin is pulled to
above ~0.49V, the POR function initiates soft-start operation
after all input supplies exceed their POR thresholds.
With all input supplies above their POR thresholds, driving
the EN pin above 0.49 V initiates a soft-start cycle. In
addition to normal TTL logic, the enable pin can be used as
a voltage monitor with programmable hysteresis through the
use of the internal 10
μ
A sink current and an external resistor
divider. This feature is especially designed for applications
that have input rails greater than a 3.3V and require a
specific input rail POR and Hysteresis levels for better
undervoltage protection. Consider for a 12V application
choosing R
UP
= 100k
and R
DOWN
= 5.76k
there by
setting the rising threshold (V
EN_RTH
) to 10V and the falling
threshold (V
EN_FTH
) to 9V, for 1V of hysteresis (V
EN_HYS
).
Care should be taken to prevent the voltage at the EN pin
from exceeding VCC when using the programmable UVLO
functionality.
Soft-start
The POR function activates the internal 38
μ
A OTA which
begins charging the external capacitor (C
SS
) on the SS pin to a
target voltage of VCC. The ISL6540’s soft-start logic continues
to charge the SS pin until the voltage on COMP exceeds the
bottom of the oscillator ramp, at which point, the driver outputs
are enabled, with the low side MOSFET first being held low for
200ns to provide for charging of the bootstrap capacitor. Once
the driver outputs are enabled, the OTA’s target voltage is then
changed to the margined (if margining is being used) reference
voltage (V
REF_MARG
), and the SS pin is ramped up or down
accordingly. This method reduces startup surge currents due to
a pre-charged output by inhibiting regulator switching until the
control loop enters its linear region. By ramping the positive
input of the error amplifier to VCC and then to V
REF_MARG
, it is
even possible to mitigate surge currents from outputs that are
pre-charged above the set output voltage. As the SS pin
connects directly to the non-inverting input of the Error
Amplifier, noise on this pin should be kept to a minimum
through careful routing and part placement.
To prevent noise
injection into the error amplifier the SS capacitor should be
located within 150mils of the SS and GND pins.
Soft-start is
declared done when the drivers have been enabled and the SS
pin is within ±3mV of V
REF_MARG
.
Power Good
The power good comparator references the voltage on the
soft-start pin to prevent accidental tripping during margining.
The trip points are shown on Figure 3. Additionally, power
good will not be asserted until after the completion of the soft-
start cycle. A 0.1
μ
F capacitor at the PG_DLY pin will add an
additional ~5ms delay to the assertion of power good.
PG_DLY does not delay the deassertion of power good.
VMON
Under and Overvoltage Protection
The Undervoltage (UV) and Overvoltage (OV) protection
circuitry compares the voltage on the VMON pin with the
VCC POR
VFF POR
PVCC POR
EN POR
SOFT-START
HIGH = ABOVE POR; LOW = BELOW POR
AND
FIGURE 1. SOFT-START INITIALIZATION LOGIC
V
REF
I
EN_HYS
=10
μ
A
R
UP
R
DOWN
VIN
R
UP
V
EN_HYS
-------------------------
=
R
DOWN
R
V
EN_REF
EN_FTH
---------------------------–
=
V
EN_FTH
V
EN_RTH
V
EN_HYS
–
=
Sys_Enable
FIGURE 2. ENABLE POR CIRCUIT
FIGURE 3. UNDERVOLTAGE-OVERVOLTAGE WINDOW
-15%
-9%
V
REF_MARG
+9%
+15%
UV
UV
OV
GOOD
GOOD
T
PG_DLY
C
PG_DLY
A
--------------
=
ISL6540
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6540CRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540IRZ | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540IRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL65426_07 | 30V N-Channel PowerTrench MOSFET |
| ISL65426HRZ | 30V N-Channel PowerTrench MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6540CRZA | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube |
| ISL6540CRZA-T | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Tape and Reel |
| ISL6540CRZ-T | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Tape and Reel |
| ISL6540IRZ | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube |
| ISL6540IRZA | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube 制造商:Intersil 功能描述:W/ANNEAL 3 3V-20V INPUT SYNC PWM CONT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。