- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384525 > ISL6540 (Intersil Corporation) Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6540 |
| 廠商： | Intersil Corporation |
| 英文描述： | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| 中文描述： | 單相降壓PWM控制器，帶有集成的高速M(fèi)OSFET驅(qū)動(dòng)器和預(yù)偏置負(fù)載能力 |
| 文件頁(yè)數(shù)： | 9/20頁(yè) |
| 文件大小： | 518K |
| 代理商： | ISL6540 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
9
FN9214.0
March 9, 2006
Functional Pin Description
VSEN+ (Pin 1)
This pin provides differential remote sense for the ISL6540.
It is the positive input of a standard instrumentation amplifier
topology with unity gain, and should connect to the positive
rail of the load/processor. The voltage at this pin should be
set equal to the internal system reference voltage (0.591V
typical.)
VSEN- (Pin 2)
This pin provides differential remote sense for the regulator.
It is the negative input of the instrumentation amplifier, and
should connect to the negative rail of the load/processor.
Typically 50
μ
A is sourced from this pin. The output of the
remote sense buffer is disabled (High Impedance) by pulling
VSEN- to VCC.
REFOUT (Pin 3)
This pin connects to the unmargined system reference
through an internal buffer. It has a 19mA drive capability with
an output common mode range of GND to VCC. The
REFOUT buffer requires at least 1
μ
F of capacitive loading to
be stable. This pin should not be left floating.
REFIN (Pin 4)
When the external reference pin (REFIN) is NOT within ~800
mV of VCC, the REFIN pin is used as the system reference
instead of the internal 0.591V reference. The recommended
REFIN input voltage range is ~60mV to VCC - 1.8V.
SS (Pin 5)
This pin provides softstart functionality for the ISL6540. A
capacitor connected to ground along with the internal 38mA
Operational Transconductance Amplifier (OTA), sets the
soft-start interval of the converter. This pin is directly
connected to the non-inverting input of the Error Amplifier.
To prevent noise injection into the error amplifier the SS
capacitor should be located within 150 mils of the SS and
GND pins.
OFS+ (Pin 6)
This pin sets the positive margining offset voltage. Resistors
should be connected to GND (R
OFS+
) and OFS-( R
MARG
)
from this pin. With MAR_CTRL logic low, the internal 0.591V
reference is developed at the OFS+ pin across resistor
R
OFS+
. The voltage on OFS+ is driven from OFS- through
R
MARG
. The resulting voltage differential between OFS+
and OFS- is divided by 5 and imposed on the system
reference. The maximum designed offset of 1V between
OFS+ and OFS- pins translates to a 200mV offset.
OFS- (Pin 7)
This pin sets the negative margining offset voltage.
Resistors should be connected to GND (R
OFS-
) and OFS+
(R
MARG
) from this pin. With MAR_CTRL logic low, the
internal 0.591V reference is developed at the OFS- pin
across resistor R
OFS-
. The voltage on OFS- is driven from
OFS+ through R
MARG
. The resulting voltage differential
between OFS+ and OFS- is divided by 5 and imposed on the
system reference. The maximum designed offset of -1V
between OFS+ and OFS- pins translates to a -200mV offset
of the system reference.
VCC (Pin 8, Analog Circuit Bias)
This pin provides power for the ISL6540 analog circuitry.
The pin should be connected to a 2.9V to 5.6V bias through
an RC filter from PVCC to prevent noise injection into the
analog circuitry. This pin can be powered off the internal or
external linear regulator options.
MARCTRL (Pin 9)
The MARCTRL pin controls margining function, a logic high
enables positive margining, a logic low sets negative
margining, a high impedance disables margining.
PG_DLY (Pin 10)
Provides the ability to delay the output of the PGOOD
assertion by connecting a capacitor from this pin to GND. A
0.1
μ
F capacitor produces approximately a 5ms delay.
PGOOD (Pin 11)
Provides an open drain Power Good signal when the output
is within 9% of nominal output regulation point with 6%
hysteresis (15%/9%), and after soft-start is complete.
PGOOD monitors the VMON pin.
EN (Pin 12)
This pin is compared with an internal 0.49V reference and
enables the soft-start cycle. This pin also can be used for
voltage monitoring. A 10
μ
A current source to GND is active
while the part is disabled, and is inactive when the part is
enabled. This provides functionality for programmable
hysteresis when the EN pin is used for voltage monitoring.
VFF (Pin 13)
The voltage at this pin is used for input voltage feed forward
compensation and sets the internal oscillator ramp peak to
peak amplitude at 0.16 * VFF. An external RC filter may be
required at this pin in noisy input environments. The
minimum recommended VFF voltage is 2.97V.
VIN (Pin 14, Internal Linear Regulator Input)
This pin should be tied directly to the input rail when using
the internal or external linear regulator options. It provides
power to the External/Internal Linear drive circuitry. When
used with an external 3.3V to 5V supply, this pin should be
tied directly to PVCC.
ISL6540
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6540_06 | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540CRZ | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540CRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540IRZ | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
| ISL6540IRZA | Single-Phase Buck PWM Controller with Integrated High Speed MOSFET Driver and Pre-Biased Load Capability |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6540ACRZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:75 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.3 V ~ 13.5 V 降壓:是 升壓:是 回掃:是 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:無(wú) 工作溫度:0°C ~ 70°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:管件 產(chǎn)品目錄頁(yè)面:1051 (CN2011-ZH PDF) 其它名稱:296-2543-5 |
| ISL6540ACRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 特色產(chǎn)品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 標(biāo)準(zhǔn)包裝:1 系列:PowerWise® PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.5 V ~ 18 V 降壓:是 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:無(wú) 工作溫度:-5°C ~ 125°C 封裝/外殼:32-WFQFN 裸露焊盤 包裝:Digi-Reel® 產(chǎn)品目錄頁(yè)面:1303 (CN2011-ZH PDF) 其它名稱:LM3754SQDKR |
| ISL6540ACRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6540ACRZ-T W/GOLD BOND WIRE ONLY - Tape and Reel |
| ISL6540AIRZ | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無(wú) 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6540AIRZA | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無(wú) 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。