- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383151 > ISL6522IR (INTERSIL CORP) Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6522IR |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| 中文描述： | SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PQCC16 |
| 封裝： | 5 X 5 MM, PLASTIC, MO-220-VHHB, QFN-16 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 473K |
| 代理商： | ISL6522IR |
8
FN9030.7
March 4, 2005
Modulator Break Frequency Equations
The compensation network consists of the error amplifier
(internal to the ISL6522) and the impedance networks Z
IN
and Z
FB
. The goal of the compensation network is to provide
a closed loop transfer function with the highest 0dB crossing
frequency (f
0dB
) and adequate phase margin. Phase margin
is the difference between the closed loop phase at f
0dB
and
180 degrees
.
The equations below relate the compensation
network’s poles, zeros and gain to the components (R1, R2,
R3, C1, C2, and C3) in Figure 8. Use these guidelines for
locating the poles and zeros of the compensation network:
Compensation Break Frequency Equations
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1
ST
Zero Below Filter’s Double Pole
(~75% F
LC
)
3. Place 2
ND
Zero at Filter’s Double Pole
4. Place 1
ST
Pole at the ESR Zero
5. Place 2
ND
Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier’s Open-Loop Gain
7. Estimate Phase Margin - Repeat if Necessary
Figure 8 shows an asymptotic plot of the DC-DC converter’s
gain vs. frequency. The actual modulator gain has a high gain
peak due to the high Q factor of the output filter and is not
shown in Figure 8. Using the above guidelines should give a
compensation gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at F
P2
with the capabilities of the error
amplifier. The closed loop gain is constructed on the log-log
graph of Figure 8 by adding the modulator gain (in dB) to the
compensation gain (in dB). This is equivalent to multiplying
the modulator transfer function to the compensation transfer
function and plotting the gain.
The compensation gain uses external impedance networks
Z
FB
and Z
IN
to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with
-20dB/decade slope and a phase margin greater than 45
degrees. Include worst case component variations when
determining phase margin.
Component Selection Guidelines
Output Capacitor Selection
An output capacitor is required to filter the output and supply
the load transient current. The filtering requirements are a
function of the switching frequency and the ripple current.
The load transient requirements are a function of the slew
rate (di/dt) and the magnitude of the transient load current.
These requirements are generally met with a mix of
capacitors and careful layout.
Modern microprocessors produce transient load rates above
1A/ns. High frequency capacitors initially supply the transient
and slow the current load rate seen by the bulk capacitors.
The bulk filter capacitor values are generally determined by
FIGURE 7. VOLTAGE - MODE BUCK CONVERTER
COMPENSATION DESIGN
V
OUT
OSC
REFERENCE
L
O
C
O
ESR
V
IN
V
OSC
ERROR
AMP
PWM
DRIVER
(PARASITIC)
-
+
REF
R1
R3
R2
C3
C2
C1
COMP
V
OUT
FB
Z
FB
ISL6522
Z
IN
COMPARATOR
DRIVER
DETAILED COMPENSATION COMPONENTS
PHASE
V
E/A
+
-
+
-
Z
IN
Z
FB
F
LC
L
O
2
π
C
O
--------------------------------------
=
F
ESR
O
)
--------------------------------------------
=
F
Z1
----------------------------------
=
F
Z2
R3
)
C3
-------------------------+
=
F
P1
2
π
R2
C1
C2
+
----------------------
------------------------------------------------------
=
F
P2
=
2
R3
C3
----------------------------------
100
80
60
40
20
0
-20
-40
-60
F
P1
F
Z2
10M
1M
100K
10K
1K
100
10
OPEN LOOP
ERROR AMP GAIN
F
Z1
F
P2
F
LC
F
ESR
COMPENSATION
GAIN
G
FREQUENCY (Hz)
20LOG
(V
IN
/
V
OSC
)
MODULATOR
GAIN
20LOG
(R2/R1)
CLOSED LOOP
GAIN
FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
ISL6522
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6522IRZ | Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| ISL6522IV | Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| ISL6522IB | Buck and Synchronous Rectifier Pulse-Width Modulator (PWM) Controller |
| ISL6522IB-T | Buck and Synchronous Rectifier Pulse-Width Modulator (PWM) Controller |
| ISL6522IBZ | Buck and Synchronous Rectifier Pulse-Width Modulator (PWM) Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6522IRR5190 | 制造商:Intersil Corporation 功能描述: |
| ISL6522IR-T | 功能描述:IC REG CTRLR BST PWM VM 16-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| ISL6522IRZ | 功能描述:電壓模式 PWM 控制器 VER OF ISL6522IR RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| ISL6522IRZR5190 | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.8V TO 12V 500MA 16QFN EP - Rail/Tube 制造商:Intersil Corporation 功能描述:IC REG CTRLR BUCK PWM 16QFN 制造商:Intersil 功能描述:52831C01 MASKONLYFOR CUSTMRS LIKE ATI STD |
| ISL6522IRZS2698 | 制造商:Intersil Corporation 功能描述:LEAD-FREE VERSION OF ISL6522IR - Rail/Tube 制造商:Intersil Corporation 功能描述:IC REG CTRLR BUCK PWM 16QFN 制造商:Intersil 功能描述:VER OF ISL6522IR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。