- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383149 > ISL6506BCB-T (INTERSIL CORP) ER 8C 8#12 PIN PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL6506BCB-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | ER 8C 8#12 PIN PLUG |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-8 |
| 文件頁(yè)數(shù)： | 7/8頁(yè) |
| 文件大?。?/td> | 271K |
| 代理商： | ISL6506BCB-T |
7
Component Selection Guidelines
Output Capacitors Selection
The output capacitors should be selected to allow the output
voltage to meet the dynamic regulation requirements of
active state operation (S0/S1). The load transient for the
various microprocessor system’s components may require
high quality capacitors to supply the high slew rate (di/dt)
current demands. Thus, it is recommended that the output
capacitors be selected for transient load regulation, paying
attention to their parasitic components (ESR, ESL).
Also, during the transition between active and sleep states
on the 5V
DUAL
output, there is a short interval of time during
which none of the power pass elements are conducting.
During this time the output capacitors have to supply all the
output current. The output voltage drop during this brief
period of time can be easily approximated with the following
formula:
, where
V
OUT
= output voltage drop
ESR
OUT
= output capacitor bank ESR
I
OUT
= output current during transition
C
OUT
= output capacitor bank capacitance
t
t
= active-to-sleep/sleep-to-active transition time (10
μ
s typ.)
The output voltage drop is heavily dependent on the ESR
(equivalent series resistance) of the output capacitor bank,
the choice of capacitors should be such as to maintain the
output voltage above the lowest allowable regulation level.
Input Capacitors Selection
The input capacitors for an ISL6506/A application must have
a sufficiently low ESR so as not to allow the input voltage to
dip excessively when energy is transferred to the output
capacitors. If the ATX supply does not meet the
specifications, certain imbalances between the ATX’s
outputs and the ISL6506/A’s regulation levels could have as
a result a brisk transfer of energy from the input capacitors to
the supplied outputs. At the transition between active and
sleep states, such phenomena could be responsible for the
5V
SB
voltage drooping excessively and affecting the output
regulation. The solution to such a potential problem is using
larger input capacitors with a lower total combined ESR.
Transistor Selection/Considerations
The ISL6506/A usually requires one P-Channel and two N-
Channel MOSFETs. All three of these MOSFETs are utilized
as ON/OFF switching elements.
One important criteria for selection of transistors for all the
switching elements is package selection for efficient removal
of heat. The power dissipated in a switch element while on is
Select a package and heatsink that maintains the junction
temperature below the rating with the maximum expected
ambient temperature.
Q1, Q3
These N-Channel MOSFETs are used to switch the 3.3V
and 5V inputs provided by the ATX supply into the 3.3V
AUX
and 5V
DUAL
outputs while in active (S0, S1) state. The main
criteria for the selection of these transistors is output voltage
budgeting. The maximum r
DS(ON)
allowed at highest
junction temperature can be expressed with the following
equation:
V
V
–
I
OUTmax
, where
V
INmin
= minimum input voltage
V
OUTmin
= minimum output voltage allowed
I
OUTmax
= maximum output current
Q2
This is a P-Channel MOSFET used to switch the 5V
SB
output of the ATX supply into the 5V
DUAL
output during
sleep states. The selection criteria of this device, as with the
N-Channel MOSFETs, is proper voltage budgeting. The
maximum r
DS(ON)
, however, has to be achieved with only
4.5V of gate-to-source voltage, so a true logic level
MOSFET needs to be selected.
V
OUT
I
OUT
ESR
OUT
t
C
OUT
---------------
+
×
=
P
LOSS
I
o
2
r
DS on
)
×
=
r
DS ON
)
max
--------------------------------------------------
=
ISL6506, ISL6506A, ISL6506B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6520BIRZ-T | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
| ISL6520AIB | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
| ISL6520BIB | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
| ISL6520BCBZ | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
| ISL6520CB-T | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6506BCBZ | 功能描述:DC/DC 開(kāi)關(guān)控制器 2 OUTPUT ACPI PWR CNTRLR 8LD EP RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6506BCBZA | 功能描述:DC/DC 開(kāi)關(guān)控制器 W/ANNEAL 2 OUTPUT ACPI PWR CNTRLR 8LD RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6506BCBZA-T | 功能描述:DC/DC 開(kāi)關(guān)控制器 W/ANNEAL 2 OUTPUT ACPI CNTRLR 8L EP RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6506BCBZ-T | 功能描述:DC/DC 開(kāi)關(guān)控制器 2 OUTPUT ACPI CNTRLR 8L EP RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK |
| ISL6506BIBZ | 功能描述:IC CTRLR PWR ACPI 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器，DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。