- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383148 > ISL6440A (Intersil Corporation) Advanced PWM and Triple Linear Power Controller for Gateway Applications PDF資料下載
參數資料
| 型號： | ISL6440A |
| 廠商： | Intersil Corporation |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Advanced PWM and Triple Linear Power Controller for Gateway Applications |
| 中文描述： | 先進的PWM和三線性電源控制器，用于網關應用 |
| 文件頁數： | 8/16頁 |
| 文件大?。?/td> | 749K |
| 代理商： | ISL6440A |
8
The remaining outputs are also programmed to follow the
SS pin voltage. The PGOOD signal toggles ‘high’ when all
output voltage levels have exceeded their undervoltage
levels. The waveform for V
OUT2
represents the case where
SELECT is held ‘high’. The AGP bus voltage is controlled in
the same manner as the other linear regulators during the
soft-start sequence. Once the soft-start sequence is
complete (t4), the gate of the external pass device is fully
enhanced and V
OUT2
tracks the 3.3V
IN
voltage. See the
Soft-Start Interval
section under
Applications Guidelines
for
a procedure to determine the soft-start interval.
Fault Protection
All four outputs are monitored and protected against extreme
overload. A sustained overload on any output or an
overvoltage on V
OUT1
output (VSEN1) disables all outputs
and drives the FAULT/RT pin to VCC.
Figure 3 shows a simplified schematic of the fault logic. An
overvoltage detected on VSEN1 immediately sets the fault
latch. A sequence of three overcurrent fault signals also sets
the fault latch. The overcurrent latch is set dependent upon
the states of the overcurrent (OC), linear undervoltage (LUV)
and the soft-start signals. A window comparator monitors the
SS pin and indicates when C
SS
is fully charged to 4V (UP
signal). An undervoltage on either linear output (VSEN2,
VSEN3, or VSEN4) is ignored until after the soft-start interval
(t4 in Figure 2). This allows V
OUT2
, V
OUT3
, and V
OUT4
to
increase without fault at start-up. Cycling the bias input
voltage (+12V
IN
on the VCC pin off, then on) resets the
counter and the fault latch.
Overvoltage Protection
During operation, a short on the upper MOSFET of the PWM
regulator (Q1) causes V
OUT1
to increase. When the output
exceeds the overvoltage threshold of 115% of DACOUT, the
overvoltage comparator trips to set the fault latch and turns
Q2 on. This blows the input fuse and reduces V
OUT1
. The
fault latch raises the FAULT/RT pin to VCC.
A separate overvoltage circuit provides protection during the
initial application of power. For voltages on the VCC pin
below the POR (and above ~4V), the output level is
monitored for voltages above 1.3V. Should VSEN1 exceed
this level, the lower MOSFET, Q2 is driven on.
Overcurrent Protection
All outputs are protected against excessive overcurrents.
The PWM controller uses the upper MOSFET’s
on-resistance, r
DS(ON)
to monitor the current for protection
against shorted output. All linear controllers monitor their
respective VSEN pins for undervoltage events to protect
against excessive currents.
Figure 4 illustrates the overcurrent protection with an
overload on OUT1. The overload is applied at T0 and the
current increases through the inductor (L
OUT1
). At time t1,
the OVERCURRENT comparator trips when the voltage
across Q1 (i
D
r
DS(ON)
) exceeds the level programmed by
ROCSET. This inhibits all outputs, discharges the soft-start
capacitor (C
SS
) with a 10mA current sink, and increments
the counter. C
SS
recharges at t2 and initiates a soft-start
cycle with the error amplifiers clamped by soft-start. With
OUT1 still overloaded, the inductor current increases to trip
the overcurrent comparator. Again, this inhibits all outputs,
but the soft-start voltage continues increasing to 4V before
discharging. The counter increments to 2. The soft-start
cycle repeats at t3 and trips the overcurrent comparator. The
SS pin voltage increases to 4V at t4 and the counter
increments to 3. This sets the fault latch to disable the
converter. The fault is reported on the FAULT/RT pin.
The linear controllers operate in the same way as the PWM
in response to overcurrent faults. The differentiating factor
FIGURE 2. SOFT-START INTERVAL
0V
0V
0V
TIME
PGOOD
SOFT-START
(1V/DIV)
OUTPUT
VOLTAGES
(0.5V/DIV)
V
OUT1
(DAC = 2.5V)
V
OUT2
(= 3.3V
IN
)
V
OUT4
(= 1.8V)
V
OUT3
(= 1.5V)
T1
T2
T3
T0
T4
FAULT
LATCH
S
R
Q
POR
COUNTER
OC1
OV
LUV
+
-
+
-
0.15V
4V
SS
VCC
FAULT
R
FIGURE 3. FAULT LOGIC - SIMPLIFIED SCHEMATIC
UP
OVER-
CURRENT
LATCH
INHIBIT
S
R
Q
ISL6440A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6440ACB | Advanced PWM and Triple Linear Power Controller for Gateway Applications |
| ISL6440IAZ-T | SMT RELAY |
| ISL6440IA-T | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
| ISL6440IA-TK | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
| ISL6440IAZ-TK | 300kHz Dual, 180 Degree Out-of-Phase, Step-Down PWM Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL6440ACB WAF | 制造商:Harris Corporation 功能描述: |
| ISL6440ACB-T | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ISL6440EVAL1 | 制造商:Intersil Corporation 功能描述:EVAL BD FOR ISL6440 - Bulk |
| ISL6440EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL6440 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結構:升壓 頻率 - 開關:3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6440IA | 功能描述:IC REG CTRLR BUCK PWM CM 24-QSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數:1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。