- 您現在的位置：買賣IC網 > PDF目錄384524 > ISL6271ACRZ-T (INTERSIL CORP) Integrated XScale Regulator PDF資料下載
參數資料
| 型號： | ISL6271ACRZ-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | Integrated XScale Regulator |
| 中文描述： | 0.8 A SWITCHING REGULATOR, PQCC20 |
| 封裝： | 4 X 4 MM, LEAD FREE, PLASTIC, MO-220-VGGD, QFN-20 |
| 文件頁數： | 14/16頁 |
| 文件大小： | 588K |
| 代理商： | ISL6271ACRZ-T |
14
FN9171.1
Measured Core Voltage Conversion Efficiency
The actual efficiency of the ISL6271A switching regulator is
illustrated in Figure 3 from 10mA to 800mA. The curves were
taken at room temperature using the ISL6271A evaluation
board. The output inductor used is an ultralow profile,
drumcore device with a DCR of 100m
.
Thermal Management
Although the ISL6271A is characteristically a low heat
generator, it will generate some heat as a result of the
inefficiencies in power conversion. The worst-case internal
power dissipation should be less than 250mW, translating
into a 11°C rise in junction temperature above ambient. If the
temperature of the chip does exceed 150° ±10°C as a result
of a high ambient temperature, the controller will disable the
outputs until the temperature decreases by 45°C.
Powering Intel XScale Processors
Intel identifies ten power domains required for powering
XScale processors. Of these ten power domains or voltages,
many may be strapped together as in Figure 25 and supplied
by a single regulator. These voltages however must be
applied systematically to the processor and two pins,
SYS_EN and PWR_EN facilitate this power sequence. The
PWR_EN pin is dedicated to enabling the CORE, PLL and
SRAM power domains and should be connected to the
ISL6271A enable pin. The SYS_EN pin is responsible for
enabling the system regulator. Figure 25 illustrates one
possible configuration using the Intersil EL7536 to power five
of the 10 domains.
NOTE: Intel warns that an improper power sequence can damage
the processor. Refer to the appropriate Intel applications material to
ensure proper voltage sequencing.
Design Notes
Refer to Table 3, "RECOMMENDED KEY COMPONENT
VALUES FOR CORE REGULATOR".
1. Do not leave pins VID2(5) or pin VID3(6) floating when
using the I
2
C bus. Tie these pins to GND (16).
2. Make sure that load current on VOUT returns to the pin 7
(PGND). Pin 16 (GND) functions as a quiet return for the
LVCC loads. Tie Pin 16 to Pin 7 at a single point as in
Figure 19.
3. Select the output capacitor for VSRAM and VPLL as
follows: 2.2μF<C8, C5<4.7μF, X5R.
4. BFLT# is internally pulled up to BBAT. Do not pullup to
any other external voltage.
5. The I
2
C pull-up resistors will affect standby leakage
power. A typical value to accommodate the I
2
C bus slew
rate requirements in “Standard Mode” is 5K.
6. Set the soft-start capacitor to 10nF to implement a
1mV/μs slew rate of the output voltage at startup. For
max slew rate, use 6.8nF soft-start capacitor.
7. Tie PGOOD to the XScale nVDD_fault pin.
8. Tie the BFLT# pin to the XScale nBatt_fault pin. The
BFLT# pin is pulled up internally to BBAT. A valid BFLT#
state under all conditions can be achieve by connecting
BBAT to the system BACK-UP battery. Otherwise,
consider the system start-up/shut-down voltage timing to
determine what system voltage that BBAT can be tied to
that will ensure the correct BFLT# operation. Current
drain on BBAT is much less than 1μA.
9. It is a good design practice to isolate PVCC from VCC
with a low pass filter (LPF) made up of a 10
resistor and
0.1μF ceramic capacitor. Ensure that VCC is kept within
0.3V of PVCC to avoid turning on internal protection
diodes.
10mV RIPPLE
IN DCM
CCM
RIPPLE
FIGURE 24. DCM TO CCM MODE TRANSITION
FIGURE 25. XSCALE POWER DOMAINS
VCC_USB
VCC_MEM
VCC_LCD
VCC_IO
VCC_BB
INTEL
Xscale
μP
EL7536
3.3V
OUTPUT
REGULATOR
EN
VCC_PLL
I
2
C_SDA
nVDD_FLT
nBatt_FLT
VCC_CORE
VCC_SRAM
I
2
C_SCL
SYS_EN
PWR_EN
SINGLE
CELL
TOTAL POWER SOLUTION
(INTEL XScale PROCESSOR)
VCC_USIM
BATT
TO
3V LDO
VCC_BATT
MOS
SWITCH
ISL6271A
PMIC
EN
ISL6271A
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6271A | Integrated XScale Regulator |
| ISL6271ACR | Integrated XScale Regulator |
| ISL6271ACR-T | Integrated XScale Regulator |
| ISL6293 | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85 |
| ISL6293-2CR | Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 14-SOIC -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISL6271AEVAL1 | 功能描述:EVALUATION BOARD FOR ISL6271A RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結構:升壓 頻率 - 開關:3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6271CR | 制造商:Rochester Electronics LLC 功能描述:PLL & SRAM REGULATOR FOR INTEL PROCESSORS - Bulk 制造商:Intersil Corporation 功能描述: |
| ISL6271EVAL1 | 制造商:Intersil Corporation 功能描述:ISL6271, PLL & SRAM REGULATOR FOR INTEL PROCESSORS EVALUATIO - Bulk |
| ISL6273 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:1.2A Low Quiescent Current 1.5MHz High Efficiency Synchronous Buck Regulator |
| ISL6273EVAL1 | 功能描述:EVAL BOARD 1 FOR ISL6273 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 線性穩(wěn)壓器 (LDO) 系列:* 產品變化通告:1Q2012 Discontinuation 30/Mar/2012 設計資源:NCP590MNDPTAGEVB Gerber Files 標準包裝:1 系列:- 每 IC 通道數:2 - 雙 輸出電壓:1.8V，2.8V 電流 - 輸出:300mA 輸入電壓:2.1 ~ 5.5 V 穩(wěn)壓器類型:正，固定式 工作溫度:-40°C ~ 85°C 板類型:完全填充 已供物品:板 已用 IC / 零件:NCP590MNDP 其它名稱:NCP590MNDPTAGEVB-NDNCP590MNDPTAGEVBOS |
發(fā)布緊急采購，3分鐘左右您將得到回復。